Datasheet > 电信电路 > 数字传输接口> 78P2343-IGT/A07

78P2343-IGT/A07

更新时间： 2024-02-06 07:11:35

品牌	Logo	应用领域
TERIDIAN		数字传输接口电信电路
页数	文件大小	规格书
37页	351K
描述
3-port E3/DS3/STS-1 LIU with Jitter Attenuator

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

78P2343-IGT/A07 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	QFP, QFP100,.63SQ,20	Reach Compliance Code：	unknown
HTS代码：	8542.39.00.01	风险等级：	5.84
运营商类型：	E-3	运营商类型（2）：	STS-1/OC-1
运营商类型（3）：	T-3(DS3)	JESD-30 代码：	S-PQFP-G100
端子数量：	100	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	QFP	封装等效代码：	QFP100,.63SQ,20
封装形状：	SQUARE	封装形式：	FLATPACK
电源：	3.3 V	认证状态：	Not Qualified
子类别：	Other Telecom ICs	最大压摆率：	0.355 mA
标称供电电压：	3.3 V	表面贴装：	YES
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD

78P2343-IGT/A07 数据手册

78P2343JAT

3-port E3/DS3/STS-1 LIU

with Jitter Attenuator

LOCAL LOOPBACK AND REDUNDANCY MUX

Transmitter

Receivers 1 and 2 have a 4-input MUX as shown in

the adjacent figure. In multiport applications where

redundant channels are required, the receiver MUX

can be configured to provide the necessary

multiplexing functions. This allows the user to use

one port as a redundant monitor for the other port.

The tables below show the register settings for

selecting the desired receiver input source.

LOUTP1, LOUTN1

LINP1, LINN1

Receiver

LLBKA,B(1)

Transmitter

LOUTP2, LOUTN2

LINP2, LINN2

LLBKA

LLBKB

Receiver #1 Input

Source

(Port 1)

Receiver

LINP1/LINN1

LOUTP1/LOUTN1

LINP2/LINN2

LLBKA,B(2)

LOUTP2/LOUTN2

Transmitter

LOUTP3, LOUTN3

LINP3, LINN3

LLBKA

LLBKB

Receiver #2 Input

Source

LINP2/LINN2

LOUTP2/LOUTN2

LINP1/LINN1

LOUTP1/LOUTN1

(Port 2)

Receiver

LLBKB(3)

When serial interface control is not available, the

respective LPBKx pin for each of the channels can

also be used to activate local loopback mode as

shown below. Note that redundant channel modes

can only be activated using the serial interface.

LLBKB

Receiver #3 Input

Source

LINP3/LINN3

(Port 3)

LOUTP3/LOUTN3

LPBKx

Loopback Mode

Note: The LLBKA and LLBKB bits are located in the

Mode Control Register (MDCR). The Register

Control bit, REGEN, should be enabled when using

the register settings to avoid conflict with external

loopback setting pins.

Normal Operation

Same as LLBKA,B = ‘00’

Remote (Digital) Loopback

Same as RLBK = ‘1’

Local (Analog) Loopback

Same as LLBKA,B = ‘01’

Page 3 of 37



2005 Teridian Semiconductor Corporation

Rev 2.2

1 234 5 6 7...37

下载PDF

与78P2343-IGT/A07相关器件

型号	品牌	描述	获取价格	数据表
78P2343-IGT/A07/F	TERIDIAN	Telecom IC, PQFP100,	获取价格
78P2343-IGT/A07/F	TDK	Digital Transmission Interface, E-3, PQFP100	获取价格
78P2343-IGT/A07R	TDK	Digital Transmission Interface, E-3, PQFP100	获取价格
78P2343-IGT/A07R/F	TERIDIAN	Telecom IC, PQFP100,	获取价格
78P2343-IGT/F	TDK	PCM Transceiver, 1-Func, PQFP100, LEAD FREE, LQFP-100	获取价格
78P2343-IGTR	TDK	PCM Transceiver, 1-Func, PQFP100, LQFP-100	获取价格