5秒后页面跳转
78P2343JAT-IELR PDF预览

78P2343JAT-IELR

更新时间: 2024-11-20 13:05:03
品牌 Logo 应用领域
TERIDIAN 电信集成电路PC
页数 文件大小 规格书
37页 351K
描述
暂无描述

78P2343JAT-IELR 数据手册

 浏览型号78P2343JAT-IELR的Datasheet PDF文件第2页浏览型号78P2343JAT-IELR的Datasheet PDF文件第3页浏览型号78P2343JAT-IELR的Datasheet PDF文件第4页浏览型号78P2343JAT-IELR的Datasheet PDF文件第5页浏览型号78P2343JAT-IELR的Datasheet PDF文件第6页浏览型号78P2343JAT-IELR的Datasheet PDF文件第7页 
78P2343JAT  
3-port E3/DS3/STS-1 LIU  
with Jitter Attenuator  
DATA SHEET  
JULY 2005  
DESCRIPTION  
FEATURES  
The 78P2343JAT is  
a
low-power, 3-port  
Transmit and receive interfaces for E3, DS3 and  
STS-1 applications  
DS3/E3/STS1 Line Interface Unit (LIU) with  
integrated Jitter Attenuator (JAT). It includes all the  
required clock recovery and transmitter pulse  
shaping functions for applications using 75-ohm  
coaxial cable at distances up to 1350 feet. These  
applications include DSLAMs, T1,3/E1,3 digital  
multiplexers, SONET Add/Drop multiplexers, PDH  
equipment, DS3 to Fiber optic and microwave  
modems and ATM WAN access for routers and  
switches.  
Designed for use with 75 ohm coaxial cable  
lengths up to 1350 ft  
Receives DS3-high and DSX3 monitor signals  
Local and Remote loopbacks  
Selectable B3ZS/HDB3 ENDEC with line code  
violation detector  
Standards-based LOS detector  
Optional serial-port based mode selection and  
channel status monitoring  
The receiver recovers clock and data from a B3ZS  
or HDB3 coded AMI signal. It can compensate for  
over 12dB of cable and 6dB of flat loss. The  
transmitter generates a signal that meets the  
Adaptive digital clock recovery (uses line-rate  
reference clock input)  
Receive output clock maintains nominal line-rate  
frequency at all times  
Fully integrated Jitter Attenuation function  
provided for all line rates (no external VCXO  
required)  
Jitter Attenuator configurable for transmit or  
receive path  
Transmit line fault monitor  
Requires no external current-setting resistor or  
loop filter components  
Single 3.3V supply operation  
Standard and exposed pad 100-pin JEDEC  
LQFP package options available  
standard pulse shape requirements.  
The  
78P2343JAT includes optional B3ZS/HDB3 ENDEC  
with a receive line code violation detector, loop-back  
modes, Loss of Signal detector, clock polarity  
selection, and the ability to receive a DSX3 monitor  
signal.  
STANDARDS  
Telcordia GR-499-CORE and GR-253-CORE  
ITU-T G.823, G.824, G.775, and G.703  
ETSI TBR-24, ETS 300 686, ETS 300 687, and  
ETS EN 300 689  
ANSI T1.102-1993, T1.231-1997, T1.404-1994,  
and T1.105.03b  
BLOCK DIAGRAM  
Controls Flags  
RLBK  
LBO E3 DS3  
Transmit  
Monitor  
TXNW  
TXEN  
TPOS  
TNEG  
TCLK  
B3ZS /  
HDB3  
Encoder  
LOUTP  
LOUTN  
Pulse  
Shaper  
Attenuator  
Jitter  
Attenuator  
ENDEC  
RPOS  
LINP  
LINN  
B3ZS /  
HDB3  
Decoder  
AGC  
Data  
Detector  
Adaptive  
Equalizer  
RNEG  
RCLK  
MON  
TCLKP  
RCLKP  
Power  
Distribution  
Signal  
Detector  
Clock  
Recovery  
LOS  
LLBKA  
LLBKB  
PDTX PDRX  
CKREF  
Signals from  
Adjacent Port  
Each Channel  
CS  
Master  
Bias  
Generator  
SCK  
SDI  
Control  
Registers  
CKREF  
SDO  
Page 1 of 37  
2005 Teridian Semiconductor Corporation  
Rev 2.2  

与78P2343JAT-IELR相关器件

型号 品牌 获取价格 描述 数据表
78P2343JAT-IGT TERIDIAN

获取价格

3-port E3/DS3/STS-1 LIU with Jitter Attenuator
78P2343JAT-IGT TDK

获取价格

PCM Transceiver, 1-Func, PQFP100, LQFP-100
78P2343JAT-IGT/A07 TERIDIAN

获取价格

3-port E3/DS3/STS-1 LIU with Jitter Attenuator
78P2343JAT-IGT/A07 TDK

获取价格

Telecom IC, PQFP100
78P2343JAT-IGT/A07R TDK

获取价格

Digital Transmission Interface, E-3, PQFP100
78P2343JAT-IGT/A07R/F TERIDIAN

获取价格

Telecom IC, PQFP100,
78P2343JAT-IGT/F TERIDIAN

获取价格

PCM Transceiver, 1-Func, PQFP100, LEAD FREE, LQFP-100
78P2343JAT-IGT/F TDK

获取价格

PCM Transceiver, 1-Func, PQFP100, LEAD FREE, LQFP-100
78P2343JAT-IGTR TERIDIAN

获取价格

暂无描述
78P2343JAT-IGTR TDK

获取价格

PCM Transceiver, 1-Func, PQFP100, LQFP-100