Datasheet > 74LVCH32245AEC-S

74LVCH32245AEC-S

更新时间： 2024-02-19 03:06:57

品牌	Logo	应用领域
恩智浦 - NXP		输出元件逻辑集成电路
页数	文件大小	规格书
15页	161K
描述
IC LVC/LCX/Z SERIES, QUAD 9-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 X 1.05 MM, PLASTIC, SOT-536-1, LFBGA-96, Bus Driver/Transceiver

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LVCH32245AEC-S 技术参数

生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	LFBGA,	针数：	96
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.28	系列：	LVC/LCX/Z
JESD-30 代码：	R-PBGA-B96	长度：	13.5 mm
逻辑集成电路类型：	BUS TRANSCEIVER	位数：	9
功能数量：	4	端口数量：	2
端子数量：	96	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	LFBGA	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, LOW PROFILE, FINE PITCH	传播延迟（tpd）：	4.7 ns
认证状态：	Not Qualified	座面最大高度：	1.5 mm
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	1.2 V
标称供电电压 (Vsup)：	2.7 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	BALL	端子节距：	0.8 mm
端子位置：	BOTTOM	宽度：	5.5 mm
Base Number Matches：	1

74LVCH32245AEC-S 数据手册

74LVCH32245A

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Rev. 5 — 15 December 2011

Product data sheet

1. General description

The 74LVCH32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible

outputs in both send and receive directions. The device features four output enable (nOE)

inputs for easy cascading and four send/receive (nDIR) inputs for direction control.

Pin nOE controls the outputs so that the buses are effectively isolated.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs. These features allow the use of these devices in mixed

3.3 V and 5 V applications.

To ensure the high-impedance state during power-up or power-down, pin nOE should be

tied to V_CCthrough a pull-up resistor; the minimum value of the resistor is determined by

the current-sinking capability of the driver.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused

inputs.

2. Features and benefits

 5 V tolerant inputs/outputs for interfacing with 5 V logic

 Wide supply voltage range from 2.3 V to 3.6 V

 CMOS low power consumption

 MULTIBYTE flow-through standard pin-out architecture

 Low inductance multiple power and ground pins for minimum noise and ground

bounce

 Direct interface with TTL levels

 Inputs accept voltages up to 5.5 V

 High-impedance when V_CC= 0 V

 All data inputs have bus hold

 Complies with JEDEC standard:

 JESD8-7A (1.65 V to 1.95 V)

 JESD8-5A (2.3 V to 2.7 V)

 JESD8-C/JESD36 (2.7 V to 3.6 V)

 ESD protection:

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115B exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Specified from 40 C to +85 C and 40 C to +125 C

 Packaged in plastic fine-pitch ball grid array package

12 3 4 5 6 7...15

下载PDF

与74LVCH32245AEC-S相关器件

型号	品牌	描述	获取价格	数据表
74LVCH32373A	NXP	32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state	获取价格
74LVCH32373AEC	NXP	32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state	获取价格
74LVCH32373AEC,518	NXP	74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B	获取价格
74LVCH32373AEC,551	NXP	74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B	获取价格
74LVCH32373AEC/G,5	NXP	74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B	获取价格
74LVCH32373AEC/G;5	NXP	74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVCH32245AEC-S

74LVCH32245AEC-S 技术参数

74LVCH32245AEC-S 数据手册

与74LVCH32245AEC-S相关器件

与74LVCH32245AEC-S相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVCH32245AEC-S

74LVCH32245AEC-S 技术参数

74LVCH32245AEC-S 数据手册

与74LVCH32245AEC-S相关器件

与74LVCH32245AEC-S相关文章

您还可以找

您在本页遇到什么问题？