5秒后页面跳转
74LVC273-Q100 PDF预览

74LVC273-Q100

更新时间: 2024-02-01 08:49:04
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 715K
描述
Octal D-type flip-flop with reset; positive-edge trigger

74LVC273-Q100 数据手册

 浏览型号74LVC273-Q100的Datasheet PDF文件第2页浏览型号74LVC273-Q100的Datasheet PDF文件第3页浏览型号74LVC273-Q100的Datasheet PDF文件第4页浏览型号74LVC273-Q100的Datasheet PDF文件第5页浏览型号74LVC273-Q100的Datasheet PDF文件第6页浏览型号74LVC273-Q100的Datasheet PDF文件第7页 
74LVC273-Q100  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 1 — 16 September 2013  
Product data sheet  
1. General description  
The 74LVC273-Q100 has eight edge-triggered, D-type flip-flops with individual Dn inputs  
and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset  
(clear) all flip-flops simultaneously. The state of each Dn input, one set-up time before the  
LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the  
flip-flop. All outputs are forced LOW independent of clock or data inputs by a LOW voltage  
level on the MR input.  
The device is useful for applications where the true output only is required and the clock  
and master reset are common to all storage elements.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Output drive capability 50 transmission lines at +85 C  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  

与74LVC273-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC27D NXP

获取价格

Triple 3-input NOR gate
74LVC27D,112 NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP
74LVC27D,118 NXP

获取价格

暂无描述
74LVC27DB NXP

获取价格

Triple 3-input NOR gate
74LVC27DB,112 NXP

获取价格

IC LVC/LCX/Z SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, 5.30 MM, PLASTIC, MO-150, SOT337-1,
74LVC27DB,118 NXP

获取价格

IC LVC/LCX/Z SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, Gate
74LVC27DB-T ETC

获取价格

Triple 3-input NOR Gate
74LVC27D-T ETC

获取价格

Triple 3-input NOR Gate
74LVC27PW NXP

获取价格

Triple 3-input NOR gate
74LVC27PWDH NXP

获取价格

Triple 3-input NOR gate