5秒后页面跳转
74LVC1T45-Q100 PDF预览

74LVC1T45-Q100

更新时间: 2022-02-26 11:44:02
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
28页 349K
描述
Dual supply translating transceiver; 3-state

74LVC1T45-Q100 数据手册

 浏览型号74LVC1T45-Q100的Datasheet PDF文件第2页浏览型号74LVC1T45-Q100的Datasheet PDF文件第3页浏览型号74LVC1T45-Q100的Datasheet PDF文件第4页浏览型号74LVC1T45-Q100的Datasheet PDF文件第5页浏览型号74LVC1T45-Q100的Datasheet PDF文件第6页浏览型号74LVC1T45-Q100的Datasheet PDF文件第7页 
74LVC1T45-Q100;  
74LVCH1T45-Q100  
Dual supply translating transceiver; 3-state  
Rev. 3 — 19 March 2019  
Product data sheet  
1. General description  
The 74LVC1T45-Q100; 74LVCH1T45-Q100 are single bit, dual supply transceivers with 3-state  
outputs that enable bidirectional level translation. They feature two 1-bit input-output ports  
(A and B), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and  
VCC(B) can be supplied with any voltage between 1.2 V and 5.5 V. This flexibility makes the device  
suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and  
5.0 V). Pins A and DIR are referenced to VCC(A) and pin B is referenced to VCC(B). A HIGH on DIR  
allows transmission from A to B and a LOW on DIR allows transmission from B to A.  
The devices are fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing any damaging backflow current through the device  
when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level,  
both A port and B port are in the high-impedance OFF-state.  
Active bus hold circuitry in the 74LVCH1T45-Q100 holds unused or floating data inputs at a valid  
logic level.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range:  
VCC(A): 1.2 V to 5.5 V  
VCC(B): 1.2 V to 5.5 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
MIL-STD-883, method 3015 Class 3A exceeds 4000 V  
HBM JESD22-A114F Class 3A exceeds 4000 V  
Maximum data rates:  
420 Mbps (3.3 V to 5.0 V translation)  
210 Mbps (translate to 3.3 V))  
140 Mbps (translate to 2.5 V)  
75 Mbps (translate to 1.8 V)  
60 Mbps (translate to 1.5 V)  
Suspend mode  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
±24 mA output drive (VCC = 3.0 V)  
Inputs accept voltages up to 5.5 V  
Low power consumption: 16 μA maximum ICC  
IOFF circuitry provides partial Power-down mode operation  
 
 

与74LVC1T45-Q100相关器件

型号 品牌 描述 获取价格 数据表
74LVC1T45W6 DIODES SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS

获取价格

74LVC1T45W6-7 DIODES SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS

获取价格

74LVC1T45Z6 DIODES SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS

获取价格

74LVC1T45Z6-7 DIODES SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS

获取价格

74LVC20DB NXP IC LVC/LCX/Z SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate

获取价格

74LVC20DB-T NXP IC LVC/LCX/Z SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate

获取价格