5秒后页面跳转
74LV4094DB,118 PDF预览

74LV4094DB,118

更新时间: 2024-11-26 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP PC光电二极管逻辑集成电路触发器
页数 文件大小 规格书
21页 109K
描述
74LV4094 - 8-stage shift-and-store bus register SSOP1 16-Pin

74LV4094DB,118 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:SSOP1包装说明:SSOP, SSOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.25
Is Samacsys:N其他特性:SISO OPERATION ALSO AVAILABLE
计数方向:RIGHT系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:6.2 mm负载电容(CL):50 pF
逻辑集成电路类型:SERIAL IN PARALLEL OUT湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):90 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:Shift Registers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:20 MHz
Base Number Matches:1

74LV4094DB,118 数据手册

 浏览型号74LV4094DB,118的Datasheet PDF文件第2页浏览型号74LV4094DB,118的Datasheet PDF文件第3页浏览型号74LV4094DB,118的Datasheet PDF文件第4页浏览型号74LV4094DB,118的Datasheet PDF文件第5页浏览型号74LV4094DB,118的Datasheet PDF文件第6页浏览型号74LV4094DB,118的Datasheet PDF文件第7页 
74LV4094  
8-stage shift-and-store bus register  
Rev. 02 — 29 June 2006  
Product data sheet  
1. General description  
The 74LV4094 is a low-voltage Si-gate CMOS device and is pin and function compatible  
with 74HC4094, 74HCT4094.  
The 74LV4094 is an 8-stage serial shift register having a storage latch associated with  
each stage for strobing data from the serial input (D) to the parallel buffered 3-state  
outputs (QP0 to QP7). The parallel outputs may be connected directly to the common bus  
lines. Data is shifted on the positive-going clock (CP) transitions. The data in each shift  
register is transferred to the storage register when the strobe input (STR) is HIGH. Data in  
the storage register appears at the outputs whenever the output enable input (OE) signal  
is HIGH. Two serial outputs (QS1 and QS2) are available for cascading a number of  
74LV4094 devices. Data is available at QS1 on the positive-going clock edges to allow  
high-speed operation in cascaded systems in which the clock rise time is fast. The same  
serial information is available at QS2 on the next negative going clock edge and is for  
cascading 74LV4094 devices when the clock rise time is slow.  
2. Features  
I Optimized for low voltage applications: 1.0 V to 3.6 V  
I Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
I Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, Tamb = 25 °C  
I Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, Tamb = 25 °C  
I ESD protection:  
N HBM EIA/JESD22-A114-C exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  
3. Applications  
I Serial-to-parallel data conversion  
I Remote control holding register  
 
 
 

74LV4094DB,118 替代型号

型号 品牌 替代类型 描述 数据表
74LV4094D NEXPERIA

功能相似

8-stage shift-and-store bus registerProduction

与74LV4094DB,118相关器件

型号 品牌 获取价格 描述 数据表
74LV4094DB-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74LV4094N NXP

获取价格

8-stage shift-and-store bus register
74LV4094PW NXP

获取价格

IC LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74LV4094PW NEXPERIA

获取价格

8-stage shift-and-store bus registerProduction
74LV4094PW,118 NXP

获取价格

74LV4094 - 8-stage shift-and-store bus register TSSOP 16-Pin
74LV423 NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74LV423D NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74LV423DB NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74LV423DB-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, Prescaler/Multivibrator
74LV423D-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 3.90 MM, PLASTIC, MS-012AC