5秒后页面跳转
74HCT4066D PDF预览

74HCT4066D

更新时间: 2024-01-29 19:56:48
品牌 Logo 应用领域
恩智浦 - NXP 复用器开关复用器或开关信号电路光电二极管PC
页数 文件大小 规格书
22页 141K
描述
Quad bilateral switches

74HCT4066D 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅: 不含铅
是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:4.40 MM, PLASTIC, SOT-402-1, MO-153, TSSOP-14
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.1
模拟集成电路 - 其他类型:SPSTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
湿度敏感等级:1信道数量:1
功能数量:4端子数量:14
标称断态隔离度:50 dB通态电阻匹配规范:5 Ω
最大通态电阻 (Ron):142 Ω最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
最长断开时间:53 ns最长接通时间:36 ns
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74HCT4066D 数据手册

 浏览型号74HCT4066D的Datasheet PDF文件第1页浏览型号74HCT4066D的Datasheet PDF文件第3页浏览型号74HCT4066D的Datasheet PDF文件第4页浏览型号74HCT4066D的Datasheet PDF文件第5页浏览型号74HCT4066D的Datasheet PDF文件第6页浏览型号74HCT4066D的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
4-to-16 line decoder/demultiplexer  
74HC154; 74HCT154  
FEATURES  
DESCRIPTION  
16-line demultiplexing capability  
The 74HC154; 74HCT154 are high-speed Si-gate CMOS  
devices and are pin compatible with low power Schottky  
TTL (LSTTL). They are specified in compliance with  
JEDEC standard no. 7A.  
Decodes 4 binary-coded inputs into one 16 mutually  
exclusive outputs  
Complies with JEDEC standard no. 8-1 B  
The 74HC154; 74HCT154 decoders accept four active  
HIGH binary address inputs and provide 16 mutually  
exclusive active LOW outputs. The two-input enable gate  
can be used to strobe the decoder to eliminate the normal  
decoding “glitches” on the outputs, or can be used for the  
expansion of the decoder.  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Specified from 40 °C to +85 °C and 40 °C to +125 °C.  
The enable gate has two ANDed inputs which must be  
LOW to enable the outputs.  
The 74HC154; 74HCT154 can be used as a 1-to-16  
demultiplexer by using one of the enable inputs as the  
multiplexed data input.  
When the other enable input is LOW, the addressed output  
will follow the state of the applied data.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns.  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
ns  
74HC154  
74HCT154  
13  
tPHL/tPLH propagation delay An, En to Yn  
CL = 15 pF; RL = 1 k; 11  
VCC = 5 V  
CI  
input capacitance  
power dissipation capacitance per gate notes 1 and 2  
3.5  
3.5  
60  
pF  
pF  
CPD  
60  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW).  
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in Volts;  
N = total load switching outputs;  
Σ(CL × VCC2 × fo) = sum of the outputs.  
2. For 74HC154 the condition is VI = GND to VCC  
For 74HCT154 the condition is VI = GND to VCC 1.5 V.  
2004 Oct 12  
2

与74HCT4066D相关器件

型号 品牌 描述 获取价格 数据表
74HCT4066DB NXP Quad bilateral switches

获取价格

74HCT4066DB PHILIPS SPST, 4 Func, CMOS, PDSO14

获取价格

74HCT4066DB-T NXP IC QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14, 5.30 MM, PLASTIC, SOT-337-1, MO-150,

获取价格

74HCT4066D-Q100 NXP DIFFERENTIAL MULTIPLEXER

获取价格

74HCT4066D-Q100 NEXPERIA Quad single-pole single-throw analog switchProduction

获取价格

74HCT4066D-T NXP Quad single-pole single-throw analog switch

获取价格