5秒后页面跳转
74HC42N PDF预览

74HC42N

更新时间: 2024-02-15 18:51:35
品牌 Logo 应用领域
恩智浦 - NXP 解码器驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 46K
描述
BCD to decimal decoder 1-of-10

74HC42N 技术参数

生命周期:Obsolete包装说明:TSSOP,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.71
系列:HC/UH输入调节:STANDARD
JESD-30 代码:R-PDSO-G16长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:DECIMAL DECODER/DRIVER
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):45 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

74HC42N 数据手册

 浏览型号74HC42N的Datasheet PDF文件第1页浏览型号74HC42N的Datasheet PDF文件第3页浏览型号74HC42N的Datasheet PDF文件第4页浏览型号74HC42N的Datasheet PDF文件第5页浏览型号74HC42N的Datasheet PDF文件第6页 
Philips Semiconductors  
Product specification  
BCD to decimal decoder (1-of-10)  
74HC/HCT42  
The 74HC/HCT42 decoders accept four active HIGH BCD  
inputs and provide 10 mutually exclusive active LOW  
outputs. The active LOW outputs facilitate addressing  
other MSI circuits with active LOW input enables.  
FEATURES  
Mutually exclusive outputs  
1-of-8 demultiplexing capability  
Outputs disabled for input codes above nine  
Output capability: standard  
ICC category: MSI  
The logic design of the “42” ensures that all outputs are  
HIGH when binary codes greater than nine are applied to  
the inputs.  
The most significant input (A3) produces an useful inhibit  
function when the “42” is used as a 1-of-8 decoder. The A3  
input can also be used as the data input in an 8-output  
demultiplexer application.  
GENERAL DESCRIPTION  
The 74HC/HCT42 are high-speed Si-gate CMOS devices  
and are pin compatible with low power Schottky TTL  
(LSTTL). They are specified in compliance with JEDEC  
standard no. 7A.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
ns  
HC  
HCT  
17  
tPHL/ tPLH  
CI  
propagation delay An to Yn  
input capacitance  
CL = 15 pF; VCC = 5 V 14  
3.5  
37  
3.5  
37  
pF  
pF  
CPD  
power dissipation capacitance per package  
notes 1 and 2  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

74HC42N 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC42E TI

功能相似

High Speed CMOS Logic BCD To Decimal Decoder 1 of 10
SN74HC42N TI

功能相似

4-LINE TO 10-LINE DECODERS 1 of 10

与74HC42N相关器件

型号 品牌 获取价格 描述 数据表
74HC42PW NXP

获取价格

BCD to decimal decoder 1-of-10
74HC42PW-T NXP

获取价格

IC HC/UH SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDSO16, Decoder/Driver
74HC4316 NXP

获取价格

Quad bilateral switches
74HC4316D NXP

获取价格

Quad bilateral switches
74HC4316D NEXPERIA

获取价格

Quad single-pole single-throw analog switchProduction
74HC4316DB NXP

获取价格

Quad bilateral switches
74HC4316DB,118 NXP

获取价格

74HC(T)4316 - Quad bilateral switches SSOP1 16-Pin
74HC4316D-T ETC

获取价格

SPST Analog Switch
74HC4316N NXP

获取价格

Quad bilateral switches
74HC4316N,652 NXP

获取价格

74HC(T)4316 - Quad bilateral switches DIP 16-Pin