5秒后页面跳转
74HC4059D,112 PDF预览

74HC4059D,112

更新时间: 2024-02-02 00:38:17
品牌 Logo 应用领域
恩智浦 - NXP 输入元件光电二极管逻辑集成电路触发器
页数 文件大小 规格书
20页 132K
描述
74HC(T)4059 - Programmable divide-by-n counter SOP 24-Pin

74HC4059D,112 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOP包装说明:SOP, SOP24,.4
针数:24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:8.54
其他特性:PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT计数方向:DOWN
系列:HC/UHJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:15.4 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:DIVIDE BY N COUNTER最大频率@ Nom-Sup:17000000 Hz
工作模式:ASYNCHRONOUS湿度敏感等级:1
功能数量:1端子数量:24
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:2/6 V传播延迟(tpd):300 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:40 MHzBase Number Matches:1

74HC4059D,112 数据手册

 浏览型号74HC4059D,112的Datasheet PDF文件第1页浏览型号74HC4059D,112的Datasheet PDF文件第2页浏览型号74HC4059D,112的Datasheet PDF文件第3页浏览型号74HC4059D,112的Datasheet PDF文件第5页浏览型号74HC4059D,112的Datasheet PDF文件第6页浏览型号74HC4059D,112的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Programmable divide-by-n counter  
74HC/HCT4059  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
SYMBOL  
PARAMETER  
CONDITIONS  
TYPICAL  
HC HCT  
UNIT  
tPHL/ tPLH  
propagation delay CP to Q  
maximum clock frequency  
input capacitance  
CL = 15 pF; VCC = 5 V 18  
20  
40  
3.5  
32  
ns  
fmax  
CI  
40  
MHz  
pF  
3.5  
CPD  
power dissipation capacitance per package notes 1 and 2  
30  
pF  
Notes  
1.  
CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
TYPE  
PACKAGE  
NUMBER  
NAME  
DESCRIPTION  
VERSION  
74HC4059N3;  
74HCT4059N3  
DIP24  
DIP24  
SO24  
plastic dual in-line package; 24 leads (300 mil)  
SOT222-1  
74HC4059N;  
74HCT4059N  
plastic dual in-line package; 24 leads (600 mil)  
SOT101-1  
SOT137-1  
74HC4059D;  
74HCT4059D  
plastic small outline package; 24 leads; body width 7.5 mm  
1998 Jul 08  
4

与74HC4059D,112相关器件

型号 品牌 描述 获取价格 数据表
74HC4059D,118 NXP 74HC(T)4059 - Programmable divide-by-n counter SOP 24-Pin

获取价格

74HC4059DB PHILIPS Prescaler, CMOS, PDSO24

获取价格

74HC4059DB,112 NXP 74HC(T)4059 - Programmable divide-by-n counter SSOP2 24-Pin

获取价格

74HC4059DB,118 NXP 74HC(T)4059 - Programmable divide-by-n counter SSOP2 24-Pin

获取价格

74HC4059DB-T NXP HC/UH SERIES, ASYN POSITIVE EDGE TRIGGERED DOWN DIVIDE BYN COUNTER, PDSO24, PLASTIC, SSOP-

获取价格

74HC4059D-T ETC Prescaler/Frequency Divider

获取价格