Datasheet > 74HC193PW,118

74HC193PW,118

更新时间： 2024-02-22 13:24:30

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
29页	144K
描述
74HC(T)193 - Presettable synchronous 4-bit binary up, down counter TSSOP 16-Pin

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74HC193PW,118 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
零件包装代码：	TSSOP	包装说明：	TSSOP, TSSOP16,.25
针数：	16	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.17
其他特性：	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	计数方向：	BIDIRECTIONAL
系列：	HC/UH	JESD-30 代码：	R-PDSO-G16
JESD-609代码：	e4	长度：	5 mm
负载电容（CL）：	50 pF	负载/预设输入：	YES
逻辑集成电路类型：	BINARY COUNTER	最大频率@ Nom-Sup：	13000000 Hz
最大I（ol）：	0.004 A	工作模式：	SYNCHRONOUS
湿度敏感等级：	1	位数：	4
功能数量：	1	端子数量：	16
最高工作温度：	125 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	包装方法：	TAPE AND REEL
峰值回流温度（摄氏度）：	260	电源：	2/6 V
传播延迟（tpd）：	65 ns	认证状态：	Not Qualified
座面最大高度：	1.1 mm	子类别：	Counters
最大供电电压 (Vsup)：	6 V	最小供电电压 (Vsup)：	2 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	AUTOMOTIVE
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	触发器类型：	POSITIVE EDGE
宽度：	4.4 mm	最小 fmax：	13 MHz
Base Number Matches：	1

74HC193PW,118 数据手册

74HC193; 74HCT193

Presettable synchronous 4-bit binary up/down counter

Rev. 03 — 23 May 2007

Product data sheet

1. General description

The 74HC193 and 74HCT193 are high-speed Si-gate CMOS devices and are pin

compatible with Low power Schottky TTL (LSTTL). They are speciﬁed in compliance with

JEDEC standard no. 7A.

The 74HC193 and 74HCT193 are 4-bit synchronous binary up/down counters. Separate

up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state

synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is

pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while

CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at

any time, or erroneous operation will result. The device can be cleared at any time by the

asynchronous master reset input (MR); it may also be loaded in parallel by activating the

asynchronous parallel load input (PL).

The 74HC193 and 74HCT193 each contain four master-slave JK ﬂip-ﬂops with the

necessary steering logic to provide the asynchronous reset, load, and synchronous count

up and count down functions.

Each ﬂip-ﬂop contains JK feedback from slave to master, such that a LOW-to-HIGH

transition on the CPD input will decrease the count by one, while a similar transition on the

CPU input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will

either count by twos or not at all, depending on the state of the ﬁrst ﬂip-ﬂop, which cannot

toggle as long as either clock input is LOW. Applications requiring reversible operation

must make the reversing decision while the activating clock is HIGH to avoid erroneous

counts.

The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH.

When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW

transition of CPU will cause TCU to go LOW.

TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock.

Likewise, the TCD output will go LOW when the circuit is in the zero state and the

CPD goes LOW. The terminal count outputs can be used as the clock input signals to the

next higher order circuit in a multistage counter, since they duplicate the clock waveforms.

Multistage counters will not be fully synchronous, since there is a slight delay time

difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit.

Information present on the parallel data inputs (D0 to D3) is loaded into the counter and

appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when

the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will

disable the parallel load gates, override both clock inputs and set all outputs (Q0 to

12 3 4 5 6 7...29

下载PDF

与74HC193PW,118相关器件

型号	品牌	描述	获取价格	数据表
74HC193PW-Q100	NXP	IC BINARY COUNTER, Counter	获取价格
74HC193PW-Q100	NEXPERIA	Presettable synchronous 4-bit binary up/down counter	获取价格
74HC193PW-Q100J	NXP	74HC(T)193-Q100 - Presettable synchronous 4-bit binary up/down counter TSSOP 16-Pin	获取价格
74HC193-Q100	NEXPERIA	Presettable synchronous 4-bit binary up/down counter	获取价格
74HC194	NXP	4-bit bidirectional universal shift register	获取价格
74HC194D	NXP	4-bit bidirectional universal shift register	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

74HC193PW,118

74HC193PW,118 技术参数

74HC193PW,118 数据手册

与74HC193PW,118相关器件

与74HC193PW,118相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74HC193PW,118

74HC193PW,118 技术参数

74HC193PW,118 数据手册

与74HC193PW,118相关器件

与74HC193PW,118相关文章

您还可以找

您在本页遇到什么问题？