5秒后页面跳转
74FCT273PCX PDF预览

74FCT273PCX

更新时间: 2024-02-01 07:55:21
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 169K
描述
Octal D Flip-Flop

74FCT273PCX 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:compliant
风险等级:5.83Is Samacsys:N
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:71400000 Hz最大I(ol):0.064 A
功能数量:8端子数量:20
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TAPE AND REEL
电源:5 VProp。Delay @ Nom-Sup:13 ns
认证状态:Not Qualified子类别:FF/Latches
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGEBase Number Matches:1

74FCT273PCX 数据手册

 浏览型号74FCT273PCX的Datasheet PDF文件第2页浏览型号74FCT273PCX的Datasheet PDF文件第3页浏览型号74FCT273PCX的Datasheet PDF文件第4页浏览型号74FCT273PCX的Datasheet PDF文件第5页浏览型号74FCT273PCX的Datasheet PDF文件第6页浏览型号74FCT273PCX的Datasheet PDF文件第7页 
March 1993  
54FCT/74FCT273  
Octal D Flip-Flop  
General Description  
Features  
Y
CC  
I
reduced to 40.0 mA  
The ’FCT273 has eight edge-triggered D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) input load and reset  
(clear) all flip-flops simultaneously.  
Y
Y
Y
Y
Y
Y
Y
Y
Ideal buffer for MOS microprocessor or memory  
Eight edge-triggered D flip-flops  
Buffered common clock  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock tran-  
sition, is transferred to the corresponding flip-flop’s Q out-  
put.  
Buffered, asynchronous master reset  
TTL input and output level compatible  
TTL levels accept CMOS levels  
e
I
48 mA (Com), 32 mA (Mil)  
OL  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only is  
required and the Clock and Master Reset are common to all  
storage elements.  
NSC 54/74FCT273 is pin and functionally equivalent to  
IDT 54/74FCT273  
Y
Military product compliant to MIL-STD-883 and  
Ý
Standard Military Drawing 5962-87656  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP, Flatpak and SOIC  
IEEE/IEC  
TL/F/10146–1  
TL/F/10146–2  
TL/F/10146–3  
Pin Names  
Description  
Pin Assignment  
for LCC  
D D  
0
Data Inputs  
7
MR  
CP  
Master Reset  
Clock Pulse Input  
Data Outputs  
Q Q  
0
7
TL/F/10146–4  
FACTTM is a trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/10146  
RRD-B30M105/Printed in U. S. A.  

与74FCT273PCX相关器件

型号 品牌 获取价格 描述 数据表
74FCT273PMQB NSC

获取价格

Octal D Flip-Flop
74FCT273PMQR NSC

获取价格

Octal D Flip-Flop
74FCT273PMX NSC

获取价格

Octal D Flip-Flop
74FCT273PQ IDT

获取价格

Jbar-Kbar Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDIP20
74FCT273SC ETC

获取价格

Octal D-Type Flip-Flop
74FCT273SCQB NSC

获取价格

Octal D Flip-Flop
74FCT273SCQR NSC

获取价格

Octal D Flip-Flop
74FCT273SCX NSC

获取价格

Octal D Flip-Flop
74FCT273SMQB NSC

获取价格

Octal D Flip-Flop
74FCT273SMQR NSC

获取价格

Octal D Flip-Flop