5秒后页面跳转
74F280SJ PDF预览

74F280SJ

更新时间: 2024-01-28 21:50:41
品牌 Logo 应用领域
美国国家半导体 - NSC 逻辑集成电路光电二极管
页数 文件大小 规格书
8页 155K
描述
9-Bit Parity Generator/Checker

74F280SJ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP14,.3Reach Compliance Code:compliant
风险等级:5.84JESD-30 代码:R-PDSO-G14
逻辑集成电路类型:PARITY GENERATOR/CHECKER端子数量:14
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5 V
认证状态:Not Qualified子类别:Arithmetic Circuits
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

74F280SJ 数据手册

 浏览型号74F280SJ的Datasheet PDF文件第2页浏览型号74F280SJ的Datasheet PDF文件第3页浏览型号74F280SJ的Datasheet PDF文件第4页浏览型号74F280SJ的Datasheet PDF文件第5页浏览型号74F280SJ的Datasheet PDF文件第6页浏览型号74F280SJ的Datasheet PDF文件第7页 
August 1995  
54F/74F280  
9-Bit Parity Generator/Checker  
General Description  
Features  
Y
Guaranteed 4000V minimum ESD protection  
The ’F280 is a high-speed parity generator/checker that ac-  
cepts nine bits of input data and detects whether an even or  
an odd number of these inputs is HIGH. If an even number  
of inputs is HIGH, the Sum Even output is HIGH. If an odd  
number is HIGH, the Sum Even output is LOW. The Sum  
Odd output is the complement of the Sum Even output.  
Package  
Commercial  
74F280PC  
Military  
Package Description  
Number  
N14A  
J14A  
14-Lead (0.300 Wide) Molded Dual-In-Line  
×
54F280DM (Note 2)  
14-Lead Ceramic Dual-In-Line  
74F280SC (Note 1)  
74F280SJ (Note 1)  
M14A  
M14D  
W14B  
E20A  
14-Lead (0.150 Wide) Molded Small Outline, JEDEC  
×
14-Lead (0.300 Wide) Molded Small Outline, EIAJ  
×
54F280FM (Note 2)  
54F280LM (Note 2)  
14-Lead Cerpack  
20-Lead Ceramic Leadless Chip Carrier, Type C  
e
Note 1: Devices also available in 13 reel. Use suffix  
SCX and SJX.  
×
Note 2: Military grade device with environmental and burn-in processing. Use suffix  
e
DMQB, FMQB and LMQB.  
Logic Symbols  
Connection Diagrams  
Pin Assignment for  
DIP, SOIC and Flatpak  
Pin Assignment  
for LCC  
TL/F/9512–3  
IEEE/IEC  
TL/F/9512–1  
TL/F/9512–2  
TL/F/9512–5  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/9512  
RRD-B30M115/Printed in U. S. A.  

与74F280SJ相关器件

型号 品牌 获取价格 描述 数据表
74F280SJC FAIRCHILD

获取价格

Parity Generator/Checker, F/FAST Series, 9-Bit, Complementary Output, TTL, PDSO14, 0.300 I
74F280SJCX FAIRCHILD

获取价格

Parity Generator/Checker, F/FAST Series, 9-Bit, Complementary Output, TTL, PDSO14, 0.300 I
74F280SJX ETC

获取价格

Parity Generator/Checker
74F280SJX_NL FAIRCHILD

获取价格

Parity Generator/Checker, TTL, PDSO14,
74F280VC FAIRCHILD

获取价格

Parity Generator/Checker, F/FAST Series, 9-Bit, Complementary Output, TTL, PDSO14, 0.300 I
74F280VCQR FAIRCHILD

获取价格

Parity Generator/Checker, F/FAST Series, 9-Bit, Complementary Output, TTL, PDSO14, 0.300 I
74F283 FAIRCHILD

获取价格

4-Bit Binary Full Adder with Fast Carry
74F283 NSC

获取价格

4-Bit Binary Full Adder with Fast Carry
74F283 NXP

获取价格

4-bit binary full adder with fast carry
74F283_04 FAIRCHILD

获取价格

4-Bit Binary Full Adder with Fast Carry