74F192PC

更新时间： 2024-02-01 23:17:40

品牌	Logo	应用领域
美国国家半导体 - NSC		计数器触发器逻辑集成电路光电二极管输出元件时钟
页数	文件大小	规格书
10页	195K
描述
Up/Down Decade Counter with Separate Up/Down Clocks

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74F192PC 技术参数

生命周期：	Obsolete	零件包装代码：	SOIC
包装说明：	SOP,	针数：	16
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.82	其他特性：	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK
计数方向：	BIDIRECTIONAL	系列：	F/FAST
JESD-30 代码：	R-PDSO-G16	长度：	10.3 mm
负载/预设输入：	YES	逻辑集成电路类型：	DECADE COUNTER
工作模式：	SYNCHRONOUS	位数：	4
功能数量：	1	端子数量：	16
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
传播延迟（tpd）：	13.5 ns	认证状态：	Not Qualified
座面最大高度：	2.65 mm	最大供电电压 (Vsup)：	5.25 V
最小供电电压 (Vsup)：	4.75 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	TTL
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
触发器类型：	POSITIVE EDGE	宽度：	7.5 mm
最小 fmax：	125 MHz	Base Number Matches：	1

74F192PC 数据手册

Unit Loading/Fan Out

54F/74F

Pin Names

Description

U.L.

Input I /I

IH IL

HIGH/LOW Output I /I

OH OL

1.0/3.0 20 mA/ 1.8 mA

Count Up Clock Input (Active Rising Edge)

Count Down Clock Input (Active Rising Edge)

Asynchronous Master Reset Input (Active HIGH)

Asynchronous Parallel Load Input (Active LOW)

Parallel Data Inputs

1.0/3.0 20 mA/ 1.8 mA

1.0/1.0 20 mA/ 0.6 mA

P –P

Q –Q

Flip-Flop Outputs

50/33.3

1 mA/20 mA

Terminal Count Down (Borrow) Output (Active LOW) 50/33.3

Terminal Count Up (Carry) Output (Active LOW) 50/33.3

Functional Description

The ’F192 is an asynchronously presettable decade coun-

ter. It contains four edge-triggered flip-flops, with internal

gating and steering logic to provide master reset, individual

preset, count up and count down operations.

load operation, the next LOW-to-HIGH transition of that

clock will be interpreted as a legitimate signal and will be

counted.

Function Table

A LOW-to-HIGH transition on the CP input to each flip-flop

causes the output to change state. Synchronous switching,

as opposed to ripple counting, is achieved by driving the

steering gates of all stages from a common Count Up line

and a common Count Down line, thereby causing all state

changes to be initiated simultaneously. A LOW-to-HIGH

transition on the Count Up input will advance the count by

one; a similar transition on the Count Down input will de-

crease the count by one. While counting with one clock in-

put, the other should be held HIGH, as indicated in the

Function Table. Otherwise, the circuit will either count by

twos or not at all, depending on the state of the first flip-flop,

which cannot toggle as long as either clock input is LOW.

Mode

Reset (Asyn.)

Preset (Asyn.)

No Change

Count Up

Count Down

HIGH Voltage Level

LOW Voltage Level

Immaterial

LOW-to-HIGH Clock Transition

State Diagram

The Terminal Count Up (TC ) and Terminal Count Down

(TC ) outputs are normally HIGH. When the circuit has

reached the maximum count state 9, the next HIGH-to-LOW

transition of the Count Up Clock will cause TC to go LOW.

TC will stay LOW until CP goes HIGH again, thus effec-

tively repeating the Count Up Clock, but delayed by two

gate delays. Similarly, the TC output will go LOW when the

circuit is in the zero state and the Count Down Clock goes

LOW. Since the TC outputs repeat the clock waveforms,

they can be used as the clock input signals to the next

higher order circuit in a multistage counter.

The ’F192 has an asynchronous parallel load capability per-

mitting the counter to be preset. When the Parallel Load

(PL) and the Master Reset (MR) inputs are LOW, informa-

tion present on the Parallel Data input (P –P ) is loaded

into the counter and appears on the outputs regardless of

the conditions of the clock inputs. A HIGH signal on the

Master Reset input will disable the preset gates, override

both clock inputs, and latch each Q output in the LOW state.

If one of the clock inputs is LOW during and after a reset or

TL/F/9496–4

123 4 5 6 7...10

下载PDF

与74F192PC相关器件

型号	品牌	描述	获取价格	数据表
74F192PCQM	FAIRCHILD	Decade Counter, Synchronous, Bidirectional, TTL, PDIP16,	获取价格
74F192PCQR	FAIRCHILD	暂无描述	获取价格
74F192QC	FAIRCHILD	暂无描述	获取价格
74F192QCQR	FAIRCHILD	Decade Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional,	获取价格
74F192SC	NSC	Up/Down Decade Counter with Separate Up/Down Clocks	获取价格
74F192SCQR	FAIRCHILD	Decade Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional,	获取价格

与74F192PC相关文章

VIPER22A的资料手册解读、引脚参数说明、代换型号推荐
2024-05-14

3
ADS1256的资料手册解读、采集电压范围、读数变化原因分析及实际测量遇到的问题
2024-05-14

6
MAX6675资料手册参数详解、引脚配置说明
2024-05-13

12
LM258引脚图及功能介绍、主要参数分析
2024-05-13

11

产品中心

服务支持

精选活动

关于我们

帮助中心

74F192PC

74F192PC 技术参数

74F192PC 数据手册

与74F192PC相关器件

与74F192PC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74F192PC

74F192PC 技术参数

74F192PC 数据手册

与74F192PC相关器件

与74F192PC相关文章

您还可以找

您在本页遇到什么问题？