5秒后页面跳转
74AUP1G885GS PDF预览

74AUP1G885GS

更新时间: 2023-09-03 20:28:24
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
18页 258K
描述
Low-power dual function gateProduction

74AUP1G885GS 数据手册

 浏览型号74AUP1G885GS的Datasheet PDF文件第2页浏览型号74AUP1G885GS的Datasheet PDF文件第3页浏览型号74AUP1G885GS的Datasheet PDF文件第4页浏览型号74AUP1G885GS的Datasheet PDF文件第5页浏览型号74AUP1G885GS的Datasheet PDF文件第6页浏览型号74AUP1G885GS的Datasheet PDF文件第7页 
74AUP1G885  
Low-power dual function gate  
Rev. 11 — 22 July 2019  
Product data sheet  
1. General description  
The 74AUP1G885 provides two functions in one device. The output state of the outputs (1Y, 2Y) is  
determined by the inputs (A, B and C). The output 1Y provides the Boolean function: 1Y = A × C.  
The output 2Y provides the Boolean function: 2Y = A × B + A × C.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times  
across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire VCC range  
from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing a damaging backflow current through the device when it is powered  
down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74AUP1G885GS相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G885GT NXP Low-power dual function gate

获取价格

74AUP1G885GT NEXPERIA Low-power dual function gateProduction

获取价格

74AUP1G885GT,115 NXP 74AUP1G885 - Low-power dual function gate SON 8-Pin

获取价格

74AUP1G95 FAIRCHILD TinyLogic® Low Power Universal Configurable

获取价格

74AUP1G95FHX FAIRCHILD TinyLogic® Low Power Universal Configurable

获取价格

74AUP1G95FHX ONSEMI TinyLogic® 低功耗通用可配置两输入逻辑门极(开极-漏极输出)

获取价格