5秒后页面跳转
74AHC1G86GV PDF预览

74AHC1G86GV

更新时间: 2024-01-02 15:58:32
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 77K
描述
2-input EXCLUSIVE-OR gate

74AHC1G86GV 数据手册

 浏览型号74AHC1G86GV的Datasheet PDF文件第3页浏览型号74AHC1G86GV的Datasheet PDF文件第4页浏览型号74AHC1G86GV的Datasheet PDF文件第5页浏览型号74AHC1G86GV的Datasheet PDF文件第7页浏览型号74AHC1G86GV的Datasheet PDF文件第8页浏览型号74AHC1G86GV的Datasheet PDF文件第9页 
Philips Semiconductors  
Product specification  
2-input EXCLUSIVE-OR gate  
74AHC1G86; 74AHCT1G86  
Family 74AHCT1G  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
TEST CONDITIONS  
OTHER VCC (V)  
4.5 to 5.5 2.0  
T
amb (°C)  
SYMBOL  
PARAMETER  
25  
40 to +85 40 to +125 UNIT  
MIN. TYP. MAX. MIN. MAX. MIN. MAX.  
VIH  
VIL  
HIGH-level input  
voltage  
2.0  
2.0  
V
LOW-level input  
voltage  
4.5 to 5.5  
4.5  
0.8  
0.8  
0.8  
V
VOH  
HIGH-leveloutput VI = VIH or VIL;  
4.4  
3.94  
4.5  
4.4  
3.8  
4.4  
3.70  
V
voltage  
IO = 50 µA  
VI = VIH or VIL;  
IO = 8.0 mA  
4.5  
V
VOL  
LOW-level output VI = VIH or VIL;  
4.5  
0
0.1  
0.36  
0.1  
1.0  
1.35  
0.1  
0.44  
1.0  
10  
1.5  
0.1  
0.55  
2.0  
40  
1.5  
V
voltage  
IO = 50 µA  
VI = VIH or VIL;  
IO = 8.0 mA  
4.5  
V
ILI  
input leakage  
current  
VI = VIH or VIL  
5.5  
µA  
µA  
mA  
ICC  
ICC  
quiescent supply VI = VCC or GND; 5.5  
current  
IO = 0  
additional  
VI = 3.4 V;  
5.5  
quiescent supply other inputs at  
current per input VCC or GND;  
pin  
IO = 0  
CI  
input capacitance  
1.5  
10  
10  
10  
pF  
2002 Jun 06  
6

与74AHC1G86GV相关器件

型号 品牌 描述 获取价格 数据表
74AHC1G86GV-Q100 NEXPERIA 2-input EXCLUSIVE-OR gate

获取价格

74AHC1G86GV-Q100,1 NXP 74AHC(T)1G86-Q100 - 2-input EXCLUSIVE-OR gate TSOP 5-Pin

获取价格

74AHC1G86GW NXP 2-input EXCLUSIVE-OR gate

获取价格

74AHC1G86GW NEXPERIA 2-input EXCLUSIVE-OR gateProduction

获取价格

74AHC1G86GW,115 NXP 74AHC(T)1G86 - 2-input EXCLUSIVE-OR gate TSSOP 5-Pin

获取价格

74AHC1G86GW,118 NXP 74AHC(T)1G86 - 2-input EXCLUSIVE-OR gate TSSOP 5-Pin

获取价格