Datasheet > 电信电路 > 调制解调器> 73M2901CL-IH/F

73M2901CL-IH/F

更新时间： 2024-02-01 10:20:17

品牌	Logo	应用领域
TERIDIAN		调制解调器
页数	文件大小	规格书
22页	266K
描述
Modem, 2.4kbps Data, PQCC32, LEAD FREE, PLASTIC, LCC-32

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

73M2901CL-IH/F 技术参数

生命周期：	Obsolete	包装说明：	LEAD FREE, PLASTIC, LCC-32
Reach Compliance Code：	unknown	风险等级：	5.56
数据速率：	2.4 Mbps	JESD-30 代码：	R-PQCC-J32
长度：	13.995 mm	功能数量：	1
端子数量：	32	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCJ	封装形状：	RECTANGULAR
封装形式：	CHIP CARRIER	认证状态：	Not Qualified
座面最大高度：	3.56 mm	标称供电电压：	3.3 V
表面贴装：	YES	电信集成电路类型：	MODEM
温度等级：	INDUSTRIAL	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
宽度：	11.455 mm	Base Number Matches：	1

73M2901CL-IH/F 数据手册

DS_2901CE_031

73M2901CE Data Sheet

RING is used to inform the 73M2901CE that the external DAA circuitry or ring energy detector has

detected a ring signal. It will go active when each “RING” message is sent on RXD.

In addition, sending any character on the TXD line also generates an internal interrupt.

1.5 Crystal Oscillator

The Teridian 73M2901CE single chip modem can use an external 11.0592 MHz reference clock or can

generate a clock using only a crystal and two capacitors. If an external clock is used, it should be applied

to the OSCIN pin.

1.5.1 Specifying a Crystal

The manufacturer of a crystal resonator verifies its frequency of oscillation in a test set-up, but to ensure

that the same frequency is obtained in the application, the circuit conditions must be the same.

The Teridian 73M2901CE modem requires a parallel mode (anti-resonant) crystal, the important

specifications of which are as follows:

Mode:

Frequency:

Parallel (anti-resonant)

11.0592 MHz

Frequency tolerance: ±50 ppm at initial temperature

Temperature drift:

Load capacitance:

ESR:

An additional ±50 ppm over full range

18 pF to 22 pF

75 Ω max

Drive level:

Less than 1mW

The peak voltage level of the oscillator should be checked to assure it will not violate the maximum

voltage levels allowed on the oscillator pins. A resistor in series with the crystal can be used, if

necessary, to reduce the oscillator’s peak voltage levels.

Crystals with low ESRs may oscillate at higher than specified voltage levels.

1.6 Reset

A reset is accomplished by holding the RESET pin high. To ensure a proper power-on reset, the reset

pin must be held high for a minimum of 3 µs. At power on, the voltage at VPD, VPA, and RESET must

come up at the same time for a proper reset.

The signals DCD, CTS and DSR will be held inactive for 25 ms, acknowledging the reset operation, within

a 250 ms time window after the reset-triggering event. The 73M2901CE is ready for operation after the

250 ms window and/or after the signals DCD, CTS and DSR become active.

1.7 Asynchronous and Synchronous Serial Data Interface

The serial data interface consists of the TXD and RXD data paths (LSB shifted in and out first) and the

TXCLK and RXCLK serial synchronous clock outputs associated with the data pins; CTS/RTS flow

control; DCD, DSR and DTR. In asynchronous mode, the data is passed at the bit rate (tolerance is +1%,

-2.5%).

Rev. 3.3

1 2 3 456 7 8...22

下载PDF

与73M2901CL-IH/F相关器件

型号	品牌	描述	获取价格	数据表
73M2901-IG3	TDK	Advanced Single Chip Modem	获取价格
73M2901-IGT	TDK	Advanced Single Chip Modem	获取价格
73M2901-IGT/5	ETC	Telecommunication IC	获取价格
73M2910-{PGA}	TI	8-BIT, 34MHz, MICROCONTROLLER, CPGA100	获取价格
73M2910A-(PGA)	TI	Microcontroller, 8-Bit, 44MHz, CMOS, CPGA100	获取价格
73M2910A-{PGA}	TI	Microcontroller, 8-Bit, 44MHz, CMOS, CPGA100	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

73M2901CL-IH/F

73M2901CL-IH/F 技术参数

73M2901CL-IH/F 数据手册

与73M2901CL-IH/F相关器件

与73M2901CL-IH/F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

73M2901CL-IH/F

73M2901CL-IH/F 技术参数

73M2901CL-IH/F 数据手册

与73M2901CL-IH/F相关器件

与73M2901CL-IH/F相关文章

您还可以找

您在本页遇到什么问题？