5秒后页面跳转
72413L45SO PDF预览

72413L45SO

更新时间: 2023-08-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
10页 285K
描述
SOIC-20, Tube

72413L45SO 数据手册

 浏览型号72413L45SO的Datasheet PDF文件第2页浏览型号72413L45SO的Datasheet PDF文件第3页浏览型号72413L45SO的Datasheet PDF文件第4页浏览型号72413L45SO的Datasheet PDF文件第5页浏览型号72413L45SO的Datasheet PDF文件第6页浏览型号72413L45SO的Datasheet PDF文件第7页 
IDT72413  
CMOS PARALLEL FIFO WITH FLAGS 64 x 5  
FEATURES:  
DESCRIPTION:  
• First-ln/First-Out Dual-Port memory—45MHz  
• 64 x 5 organization  
The IDT72413 is a 64 x 5, high-speed First-In/First-Out (FIFO) that loads  
andemptiesdataonafirst-in-first-outbasis. Itisexpandableinbitwidth.Allspeed  
versions are cascad-able in depth.  
• Low-power consumption  
— Active: 200mW (typical)  
TheFIFOhasaHalf-FullFlag,whichsignalswhenithas32ormorewords  
in memory. The Almost-Full/Empty Flag is active when there are 56 or more  
words in memory or when there are 8 or less words in memory.  
ThisdeviceispinandfunctionallycompatibletotheMMI67413.Itoperates  
atashiftrateof45MHz.Thismakesitidealforuseinhigh-speeddatabuffering  
applications.ThisFIFOcanbeusedasaratebuffer,betweentwodigitalsystems  
of varying data rates, in high-speed tape drivers, hard disk controllers, data  
communicationscontrollersanDgraphicscontrollers.  
• RAM-based internal structure allows for fast fall-through time  
• Asynchronous and simultaneous read and write  
• Expandable by bit width  
• Cascadable by word depth  
• Half-Full and Almost-Full/Empty status flags  
• High-speed data communications applications  
• Bidirectional and rate buffer applications  
• High-performance CMOS technology  
• Available in plastic DIP and SOIC  
• Green parts available, see ordering information  
TheIDT72413isfabricatedusinghigh-performanceCMOSprocess.This  
processmaintainsthespeedandhighoutputdrivecapabilityofTTLcircuitsin  
low-power CMOS.  
FUNCTIONALBLOCKDIAGRAM  
OUPUT ENABLE  
(OE)  
FIFO  
64 x 5  
MEMORY  
ARRAY  
FIFO  
OUTPUT  
STAGE  
DATA OUT  
DATA IN  
(D0-4  
INPUT  
(Q0-4  
)
)
STAGE  
(MR)  
(IR)  
MASTER  
RESET  
(SO)  
(OR)  
INPUT  
READY  
SHIFT  
OUT  
INPUT  
CONTROL  
LOGIC  
REGISTER  
CONTROL  
LOGIC  
OUTPUT  
CONTROL  
LOGIC  
SHIFT  
IN  
OUPUT  
READY  
(SI)  
HALF-FULL (HF)  
FLAG  
CONTROL  
LOGIC  
ALMOST-FULL/  
EMPTY (AF/E)  
2748 drw 01  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.  
FASTisatrademarkofNationalSemiconductor,Inc.  
JUNE 2012  
COMMERCIAL TEMPERATURE RANGE  
1
©
2012 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-2748/11  

与72413L45SO相关器件

型号 品牌 描述 获取价格 数据表
72413L45SOG IDT FIFO, 64X5, 19ns, Asynchronous, CMOS, PDSO20, 0.300 INCH, SOIC-20

获取价格

72413-V MOLEX Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

获取价格

72414-45 MOLEX Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

获取价格

72414-45-56 MOLEX Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

获取价格

72414-49 MOLEX Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

获取价格

72414-50 MOLEX Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

获取价格