5秒后页面跳转
71M6533H PDF预览

71M6533H

更新时间: 2024-01-18 07:36:15
品牌 Logo 应用领域
TERIDIAN /
页数 文件大小 规格书
124页 1997K
描述
Energy Meter IC

71M6533H 技术参数

生命周期:Transferred包装说明:LEAD FREE, LQFP-100
Reach Compliance Code:unknown风险等级:5.57
Is Samacsys:N模拟集成电路 - 其他类型:ANALOG CIRCUIT
JESD-30 代码:S-PQFP-G100长度:14 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

71M6533H 数据手册

 浏览型号71M6533H的Datasheet PDF文件第7页浏览型号71M6533H的Datasheet PDF文件第8页浏览型号71M6533H的Datasheet PDF文件第9页浏览型号71M6533H的Datasheet PDF文件第11页浏览型号71M6533H的Datasheet PDF文件第12页浏览型号71M6533H的Datasheet PDF文件第13页 
71M6533/71M6534 Data Sheet  
FDS_6533_6534_004  
1.2 Analog Front End (AFE)  
The AFE of the 71M6533/71M6534 consists of an input multiplexer, a delta-sigma A/D converter and a  
voltage reference.  
1.2.1 Signal Input Pins  
All analog signal input pins are sensitive to voltage. The VA, VB, and VC pins are single-ended. Pins  
IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN can be programmed individually to be differential or single-ended.  
The differential signal is applied between the InP and InN input pins. Single-ended signals are applied to  
the InP input while the common signal, return, is the V3P3A pin. When using the differential mode, inputs  
can be chopped, i.e. a connection from V3P3A to InP or InN alternates in each multiplexer cycle.  
1.2.2 Input Multiplexer  
The input multiplexer applies the input signals from the pins IAP/IAN, VA, IBP/IBN, VB, ICP/ICN, VC, and  
IDP/IDN to the input of the ADC. Additionally, using the alternate multiplexer selection, it has the ability to  
select temperature and the battery voltage. One input is applied per time slot.  
The multiplexer can implement from one to 10 time slots (states) per frame as controlled by the I/O RAM  
register MUX_DIV. The multiplexer always starts at state 1 and proceeds until as many states as defined  
by MUX_DIV have been converted.  
The multiplexer can be operated in two modes:  
During a normal multiplexer cycle (MUX_ALT = 0), the signals selected in the SLOTn_SEL registers (I/O  
RAM) are processed. These are typically the signals from the IA, IB, IC, ID and VA, VB, and VC pins.  
During the alternate multiplexer cycle (MUX_ALT = 1), the signals selected in the SLOTn_SEL registers (I/O  
RAM) are processed. These signals typically comprise the temperature signal (TEMP), the battery moni-  
tor (VBAT) and some of the voltage signals such as VA, VB, and VC. To prevent unnecessary drainage  
on the battery, the battery monitor is enabled only with the BME bit (0x2020[6]) in the I/O RAM.  
The alternate multiplexer cycles are usually performed infrequently (every second or so) by the MPU. In  
order to prevent disruption of the voltage tracking mechanism and voltage allpass networks of the CE,  
VA, VB, and VC are not replaced in the alternate cycles.  
The current inputs can be configured to be used in differential mode, using the pin pairs IAP/IAN,  
IBP/IBN, ICP/ICN, and IDP/IDN. The fourth current input is available to support measurement of a fourth  
or neutral phase.  
In a typical application, IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN are connected to current transformers  
that sense the current on each phase of the line voltage. VA, VB, and VC are typically connected to the  
phase voltages via resistor dividers.  
Multiplexer advance, FIR initiation and VREF chopping are controlled by the internal MUX_CTRL signal.  
Additionally, MUX_CTRL launches each pass through the CE program. Conceptually, MUX_CTRL is  
clocked by CK32, the 32768Hz clock from the PLL block. The behavior of MUX_CTRL is governed by  
MUX_ALT, EQU, CHOP_E, and MUX_DIV.  
The MUX_ALT bit requests an alternative multiplexer frame. The bit may be asserted on any MPU cycle  
and may be subsequently deasserted on any cycle including the next one. A rising edge on MUX_ALT  
will cause MUX_CTRL to wait until the next multiplexer frame and implement a single alternate multiplex-  
er frame.  
The inputs converted during normal and alternate frames are selectable using the pointers to signals.  
SLOTn_SEL selects the input signal for the nth state in a standard multiplexer frame, while SLOTn_ALTSEL  
selects the input for the nth state in an alternate multiplexer frame. For example, if SLOT0_SEL contains 0  
and SLOT1_SEL contains 1, signal selection 0, equivalent to IA (see Table 1), will be applied for the first  
time slot, while signal 1, equivalent to VA, will be applied for the second time slot. See Table 1 for a typi-  
10  
© 2007-2009 TERIDIAN Semiconductor Corporation  
v1.1  
 
 
 
 

与71M6533H相关器件

型号 品牌 描述 获取价格 数据表
71M6533H-IGT/F TERIDIAN Energy Meter IC

获取价格

71M6533H-IGTR/F TERIDIAN Energy Meter IC

获取价格

71M6533-IGT/F TERIDIAN Energy Meter IC

获取价格

71M6533-IGTR/F TERIDIAN Energy Meter IC

获取价格

71M6534 TERIDIAN Energy Meter IC

获取价格

71M6534 MAXIM Exceeds IEC 62053/ANSI C12.20 Standards

获取价格