5秒后页面跳转
7005S70FGB8 PDF预览

7005S70FGB8

更新时间: 2024-01-12 14:25:05
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
21页 358K
描述
Dual-Port SRAM, 8KX8, 70ns, CMOS, PQFP68, 0.970 X 0.970 INCH, 0.080 INCH HEIGHT, GREEN, QFP-68

7005S70FGB8 技术参数

生命周期:Active包装说明:QFF,
Reach Compliance Code:compliant风险等级:5.59
最长访问时间:70 nsJESD-30 代码:S-PQFP-F68
JESD-609代码:e3长度:24.2062 mm
内存密度:65536 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:8功能数量:1
端子数量:68字数:8192 words
字数代码:8000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:8KX8封装主体材料:PLASTIC/EPOXY
封装代码:QFF封装形状:SQUARE
封装形式:FLATPACK并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:4.572 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:MATTE TIN端子形式:FLAT
端子节距:0.8 mm端子位置:QUAD
宽度:24.2062 mmBase Number Matches:1

7005S70FGB8 数据手册

 浏览型号7005S70FGB8的Datasheet PDF文件第2页浏览型号7005S70FGB8的Datasheet PDF文件第3页浏览型号7005S70FGB8的Datasheet PDF文件第4页浏览型号7005S70FGB8的Datasheet PDF文件第5页浏览型号7005S70FGB8的Datasheet PDF文件第6页浏览型号7005S70FGB8的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7005S/L  
8K x 8 DUAL-PORT  
STATIC RAM  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Devices are capable of withstanding greater than 2001V  
electrostatic discharge  
Battery backup operation—2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 68-pin PGA, quad flatpack, PLCC, and a 64-pin  
thin quad flatpack  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
– Military:20/25/35/55/70ns(max.)  
– Industrial: 35/55ns(max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
– IDT7005S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
– IDT7005L  
Active:700mW(typ.)  
Standby: 1mW (typ.)  
IDT7005 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
one device  
FunctionalBlockDiagram  
OE  
R
OE  
CE  
L
L
CER  
R/W  
L
R/WR  
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
I/O  
Control  
Control  
BUSY (1,2)  
L
(1,2)  
BUSY  
R
A
12R  
0R  
A
12L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
L
R
R
L
SEM  
R
SEM  
INTL  
L
M/S  
(2)  
(2)  
INTR  
2738 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
SEPTEMBER 2012  
1
DSC 2738/17  
©2012IntegratedDeviceTechnology,Inc.  

与7005S70FGB8相关器件

型号 品牌 描述 获取价格 数据表
7005S70GG IDT HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

获取价格

7005S70GG8 IDT HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

获取价格

7005S70GGB IDT Dual-Port SRAM, 8KX8, 70ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, CE

获取价格

7005S70GGB8 IDT Dual-Port SRAM, 8KX8, 70ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, CE

获取价格

7005S70GGI IDT HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

获取价格

7005S70GGI8 IDT HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

获取价格