5秒后页面跳转
5V50013PGG PDF预览

5V50013PGG

更新时间: 2024-02-11 09:18:29
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
9页 202K
描述
Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, ROHS COMPLIANT, TSSOP-8

5V50013PGG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:TSSOP,针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.76
系列:5V输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.4 mm逻辑集成电路类型:CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:8
实输出次数:1最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
最小 fmax:140 MHzBase Number Matches:1

5V50013PGG 数据手册

 浏览型号5V50013PGG的Datasheet PDF文件第1页浏览型号5V50013PGG的Datasheet PDF文件第3页浏览型号5V50013PGG的Datasheet PDF文件第4页浏览型号5V50013PGG的Datasheet PDF文件第5页浏览型号5V50013PGG的Datasheet PDF文件第6页浏览型号5V50013PGG的Datasheet PDF文件第7页 
IDT5V50013  
LOW EMI CLOCK GENERATOR  
SSCG  
Pin Assignment  
Spread Direction and Percentage  
Select Table  
ICLK  
VDD  
8
7
6
5
1
2
3
4
VDD  
S0  
S1  
S0  
Spread  
Direction  
Spread  
Percentage  
Pin 6 Pin 7  
0
0
1
1
0
1
0
1
Center  
Center  
Center  
Center  
0.5  
1.0  
1.5  
2.0  
GND  
S1  
SSCLK  
SSCC  
8 pin (150 mil) SOIC/TSSOP  
0 = connect to GND  
1 = connect directly to VDD  
Pin Descriptions  
Pin  
Pin  
Pin Type  
Pin Description  
Number  
Name  
1
2
3
4
5
ICLK  
VDD  
Input  
Connect to a 50-140 MHz clock input.  
Power Connect to +3.3 V.  
Power Connect to ground.  
GND  
SSCLK  
SSCC  
Output Clock output with spread spectrum.  
Input  
Input  
Input  
Spread spectrum enable/disable function. SSCC function is enabled when  
input is high and disabled when input is low. This pin is pulled high internally.  
6
7
8
S1  
S0  
Function select 1 input. Selects spread amount and direction per table above.  
Internal pull-down.  
Function select 0 input. Selects spread amount and direction per table above.  
Internal pull-down.  
VDD  
Power Connect to +3.3 V.  
IDT™ LOW EMI CLOCK GENERATOR  
2
IDT5V50013  
REV F 040709  

与5V50013PGG相关器件

型号 品牌 描述 获取价格 数据表
5V50013PGG8 IDT Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8

获取价格

5V50015DCG IDT LOW EMI CLOCK GENERATOR

获取价格

5V50015DCG8 IDT LOW EMI CLOCK GENERATOR

获取价格

5V50015PGG IDT LOW EMI CLOCK GENERATOR

获取价格

5V50015PGG8 IDT LOW EMI CLOCK GENERATOR

获取价格

5V50017DCG IDT LOW EMI CLOCK GENERATOR

获取价格