5秒后页面跳转
59629857501NXB PDF预览

59629857501NXB

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
22页 169K
描述
QML High-Reliability FPGAs

59629857501NXB 数据手册

 浏览型号59629857501NXB的Datasheet PDF文件第1页浏览型号59629857501NXB的Datasheet PDF文件第2页浏览型号59629857501NXB的Datasheet PDF文件第3页浏览型号59629857501NXB的Datasheet PDF文件第5页浏览型号59629857501NXB的Datasheet PDF文件第6页浏览型号59629857501NXB的Datasheet PDF文件第7页 
R
QPRO XQ4000XL Series QML High-Reliability FPGAs  
XQ4000XL DC Characteristics Over Recommended Operating Conditions  
Symbol  
Description  
Min  
Max  
Units  
V
V
High-level output voltage at I  
High-level output voltage at I  
= 4 mA, V min (LVTTL)  
2.4  
-
-
OH  
OH  
OH  
CC  
= 500 µA, (LVCMOS)  
90% V  
V
CC  
(1)  
V
Low-level output voltage at I = 12 mA, V min (LVTTL)  
-
0.4  
V
OL  
DR  
OL  
CC  
Low-level output voltage at I = 1500 µA, (LVCMOS)  
-
2.5  
-
10% V  
V
OL  
CC  
V
Data retention supply voltage (below which configuration data may be lost)  
-
V
(2)  
I
Quiescent FPGA supply current  
5
mA  
µA  
pF  
pF  
mA  
mA  
mA  
CCO  
I
Input or output leakage current  
10  
-
+10  
10  
L
C
Input capacitance (sample tested)  
BGA, PQ, HQ, packages  
PGA packages  
IN  
-
16  
I
I
Pad pull-up (when selected) at V = 0V (sample tested)  
0.02  
0.02  
0.3  
0.25  
0.15  
2.0  
RPU  
RPD  
IN  
Pad pull-down (when selected) at V = 3.6V (sample tested)  
IN  
I
Horizontal longline pull-up (when selected) at logic Low  
RLL  
Notes:  
1. With up to 64 pins simultaneously sinking 12 mA.  
2. With no output current loads, no active input or Longline pull-up resistors, all I/O pins in a High-Z state and floating.  
Power-On Power Supply Requirements  
Xilinx FPGAs require a minimum rated power supply current  
capacity to insure proper initialization, and the power supply  
ramp-up time does affect the current required. A fast  
ramp-up time requires more current than a slow ramp-up  
time. The slowest ramp-up time is 50 ms. Current capacity  
is not specified for a ramp-up time faster than 2 ms. The cur-  
rent capacity varies linealy with ramp-up time, e.g., an  
XQ4036XL with a ramp-up time of 25 ms would require a  
capacity predicted by the point on the straight line drawn  
from 1A at 120 µs to 500 mA at 50 ms at the 25 ms time  
mark. This point is approximately 750 mA .  
Ramp-up Time  
Product  
XQ4013 - 36XL  
XC4062XL  
Description  
Minimum required current supply  
Minimum required current supply  
Minimum required current supply  
Fast (120 µs)  
Slow (50 ms)  
500 mA  
1A  
2A  
500 mA  
(1)  
(1)  
XC4085XL  
2A  
500 mA  
Notes:  
1. The XC4085XL fast ramp-up time is 5 ms.  
2. Devices are guaranteed to initialize properly with the minimum current listed above. A larger capacity power supply may result in a  
larger initialization current.  
3. This specification applies to Commercial and Industrial grade products only.  
4. Ramp-up Time is measured from 0V to 3.6V . Peak current required lasts less than 3 ms, and occurs near the internal power  
DC  
DC  
on reset threshold voltage. After initialization and before configuration, I max is less than 10 mA.  
CC  
4
www.xilinx.com  
DS029 (v1.3) June 25, 2000  
1-800-255-7778  
Product Specification  

与59629857501NXB相关器件

型号 品牌 描述 获取价格 数据表
5962-9857501NXB XILINX Field Programmable Gate Array,

获取价格

59629857501NXC XILINX QML High-Reliability FPGAs

获取价格

59629857501NYB XILINX QML High-Reliability FPGAs

获取价格

59629857501NYC XILINX QML High-Reliability FPGAs

获取价格

59629857501NZB XILINX QML High-Reliability FPGAs

获取价格

59629857501NZC XILINX QML High-Reliability FPGAs

获取价格