5秒后页面跳转
5962-9957201QTA PDF预览

5962-9957201QTA

更新时间: 2024-01-16 09:25:55
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
31页 249K
描述
QPro Virtex 2.5V QML High-Reliability FPGAs

5962-9957201QTA 技术参数

生命周期:Active零件包装代码:QFP
包装说明:CERAMIC, QFP-228针数:228
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.39.00.01风险等级:5
CLB-Max的组合延迟:0.8 nsJESD-30 代码:S-CQFP-F228
长度:39.37 mm可配置逻辑块数量:1536
等效关口数量:322970端子数量:228
最高工作温度:125 °C最低工作温度:-55 °C
组织:1536 CLBS, 322970 GATES封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:GQFF封装形状:SQUARE
封装形式:FLATPACK, GUARD RING可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Qualified筛选级别:MIL-PRF-38535 Class Q
座面最大高度:3.302 mm最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:0.635 mm端子位置:QUAD
宽度:39.37 mmBase Number Matches:1

5962-9957201QTA 数据手册

 浏览型号5962-9957201QTA的Datasheet PDF文件第4页浏览型号5962-9957201QTA的Datasheet PDF文件第5页浏览型号5962-9957201QTA的Datasheet PDF文件第6页浏览型号5962-9957201QTA的Datasheet PDF文件第8页浏览型号5962-9957201QTA的Datasheet PDF文件第9页浏览型号5962-9957201QTA的Datasheet PDF文件第10页 
R
QPro Virtex 2.5V QML High-Reliability FPGAs  
IOB Output Switching Characteristics  
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust  
the delays with the values shown in "IOB Output Switching Characteristics Standard Adjustments" on page 8.  
Speed Grade  
-4  
Symbol  
Propagation Delays  
TIOOP  
Description  
Min  
Max  
Units  
O input to pad  
-
-
3.5  
4.0  
ns  
ns  
TIOOLP  
O input to pad via transparent latch  
3-State Delays  
TIOTHZ  
T input to pad high-impedance(1)  
-
-
-
-
-
2.4  
3.7  
3.0  
4.2  
6.3  
ns  
ns  
ns  
ns  
ns  
TIOTON  
T input to valid data on pad  
TIOTLPHZ  
T input to pad high-impedance via transparent latch(1)  
T input to valid data on pad via transparent latch  
GTS to pad high-impedance(1)  
TIOTLPON  
TGTS  
Sequential Delays  
TIOCKP  
Clock CLK to pad  
-
-
-
3.5  
2.9  
4.1  
ns  
ns  
TIOCKHZ  
Clock CLK to pad high-impedance (synchronous)(1)  
Clock CLK to valid data on pad (synchronous)  
TIOCKON  
ns  
(2)  
Setup and Hold Times before/after Clock CLK  
TIOOCK/TIOCKO O input  
Setup Time / Hold Time  
1.3 / 0  
1.0 / 0  
1.4 / 0  
0.9 / 0  
1.1 / 0  
1.3 / 0  
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
T
IOOCECK/TIOCKOCE OCE input  
T
IOSRCKO/TIOCKOSR SR input (OFF)  
T
IOTCK/TIOCKT  
IOTCECK/TIOCKTCE  
IOSRCKT/TIOCKTSR  
3-state setup times, T input  
T
T
3-state setup times, TCE input  
3-state setup times, SR input (TFF)  
Set/Reset Delays  
TIOSRP  
SR input to pad (asynchronous)  
4.6  
3.9  
5.1  
-
-
-
ns  
ns  
ns  
TIOSRHZ  
SR input to pad high-impedance (asynchronous)(1)  
SR input to valid data on pad (asynchronous)  
TIOSRON  
Notes:  
1. High-impedance turn-off delays should not be adjusted.  
2. A Zero 0Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed best-case, but  
if a 0is listed, there is no positive hold time.  
DS002 (v1.5) December 5, 2001  
www.xilinx.com  
7
Preliminary Product Specification  
1-800-255-7778  

与5962-9957201QTA相关器件

型号 品牌 描述 获取价格 数据表
5962-9957201QTB XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格

5962-9957201QTC XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格

5962-9957201QUA XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格

5962-9957201QUB XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格

5962-9957201QUC XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格

5962-9957201QXA XILINX QPro Virtex 2.5V QML High-Reliability FPGAs

获取价格