5秒后页面跳转
5962-9455803QXA PDF预览

5962-9455803QXA

更新时间: 2024-02-10 08:52:42
品牌 Logo 应用领域
德州仪器 - TI 微控制器和处理器外围集成电路数字信号处理器时钟
页数 文件大小 规格书
37页 1067K
描述
DIGITAL SIGNAL PROCESSOR

5962-9455803QXA 技术参数

生命周期:Not Recommended零件包装代码:QFP
包装说明:GQFF, TPAK132,2.0SQ,25针数:132
Reach Compliance Code:not_compliantECCN代码:3A001.A.2.C
HTS代码:8542.31.00.01Factory Lead Time:1 week
风险等级:5.15Is Samacsys:N
地址总线宽度:16桶式移位器:NO
位大小:16边界扫描:YES
最大时钟频率:50 MHz外部数据总线宽度:16
格式:FIXED POINT集成缓存:NO
内部总线架构:MULTIPLEJESD-30 代码:S-CQFP-F132
长度:24.19 mm低功率模式:YES
DMA 通道数量:7外部中断装置数量:4
端子数量:132计时器数量:1
片上数据RAM宽度:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:GQFF封装等效代码:TPAK132,2.0SQ,25
封装形状:SQUARE封装形式:FLATPACK, GUARD RING
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:QualifiedRAM(字数):10272
筛选级别:MIL-PRF-38535 Class Q座面最大高度:2.92 mm
子类别:Digital Signal Processors最大压摆率:225 mA
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:FLAT端子节距:0.635 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:24.19 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

5962-9455803QXA 数据手册

 浏览型号5962-9455803QXA的Datasheet PDF文件第1页浏览型号5962-9455803QXA的Datasheet PDF文件第3页浏览型号5962-9455803QXA的Datasheet PDF文件第4页浏览型号5962-9455803QXA的Datasheet PDF文件第5页浏览型号5962-9455803QXA的Datasheet PDF文件第6页浏览型号5962-9455803QXA的Datasheet PDF文件第7页 
SMJ320C50/SMQ320C50  
DIGITAL SIGNAL PROCESSOR  
SGUS020B -- JUNE 1996 -- REVISED SEPTEMBER 2001  
description  
The SMJ320C50 digital signal processor (DSP) is a high-performance, 16-bit, fixed-point processor  
manufactured in 0.72-μm double-level metal CMOS technology. The SMJ320C50 is the first DSP from TI  
designed as a fully static device. Full-static CMOS design contributes to low power consumption while  
maintaining high performance, making it ideal for applications such as battery-operated communications  
systems, satellite systems, and advanced control algorithms.  
A number of enhancements to the basic SMJ320C2x architecture give the C50 a minimum 2× performance over  
the previous generation. A four-deep instruction pipeline, that incorporates delayed branching, delayed call to  
subroutine, and delayed return from subroutine, allows the C50 to perform instructions in fewer cycles. The  
addition of a parallel logic unit (PLU) gives the C50 a method for manipulating bits in data memory without using  
the accumulator and ALU. The C50 has additional shifting and scaling capability for proper alignment of  
multiplicands or storage of values to data memory.  
The C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes the functional  
clock from the internal hardware of the C50, which puts it into a total-sleep mode that uses only 7 μA. A low-logic  
level on an external interrupt with a duration of at least five clock cycles ends the IDLE2 mode.  
The C50 is available with two clock speeds. The clock frequencies are 50 MHz, providing a 40-ns cycle time,  
and 66 MHz, providing a 30-ns cycle time. The available options are listed in Table 1.  
Table 1. Available Options  
SUPPLY  
PART NUMBER  
SPEED  
VOLTAGE  
PACKAGE  
TOLERANCE  
SMJ320C50GFAM66  
SMJ320C50HFGM66  
SMJ320C50GFAM50  
SMJ320C50HFGM50  
30-ns cycle time  
30-ns cycle time  
40 ns cycle time  
40 ns cycle time  
30 ns cycle time  
±5%  
±5%  
±5%  
±5%  
±5%  
Pin grid array  
Quad flat package  
Pin grid array  
Quad flat package  
Plastic Quad flat package  
SMQ320C50PQM66  
When ordering, use DESC P/N 5962-9455804NZD  
2
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443  

与5962-9455803QXA相关器件

型号 品牌 描述 获取价格 数据表
5962-9455803QYA TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9455804NZB TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9455804QXA TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9455804QYA TI DIGITAL SIGNAL PROCESSOR

获取价格

5962-9455901Q2X ETC Dual 4-input NAND Gate

获取价格

5962-9455901QCX ETC Dual 4-input NAND Gate

获取价格