5秒后页面跳转
5962-9322001QSA PDF预览

5962-9322001QSA

更新时间: 2024-02-20 20:35:25
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路输出元件信息通信管理
页数 文件大小 规格书
20页 761K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

5962-9322001QSA 技术参数

生命周期:Active零件包装代码:DFP
包装说明:CERAMIC, DFP-20针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.39Is Samacsys:N
其他特性:BROADSIDE VERSION OF 374系列:ABT
JESD-30 代码:R-GDFP-F20逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
传播延迟(tpd):7.4 ns认证状态:Qualified
筛选级别:MIL-PRF-38535 Class Q座面最大高度:2.286 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL宽度:6.731 mm
Base Number Matches:1

5962-9322001QSA 数据手册

 浏览型号5962-9322001QSA的Datasheet PDF文件第1页浏览型号5962-9322001QSA的Datasheet PDF文件第3页浏览型号5962-9322001QSA的Datasheet PDF文件第4页浏览型号5962-9322001QSA的Datasheet PDF文件第5页浏览型号5962-9322001QSA的Datasheet PDF文件第6页浏览型号5962-9322001QSA的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢂꢇ ꢃꢈ ꢀꢁꢇ ꢃ ꢄꢅ ꢆꢂ ꢇ ꢃ ꢄ  
ꢉꢊ ꢆꢄ ꢋ ꢌꢍ ꢎꢌꢏ ꢆꢐ ꢑꢎ ꢎꢌ ꢐꢌ ꢍ ꢍꢏꢆ ꢒ ꢓꢌ ꢔꢋ ꢑ ꢓꢏꢔ ꢋ ꢉ ꢓꢀ  
ꢕꢑ ꢆ ꢖ ꢗ ꢏꢀꢆꢄꢆ ꢌ ꢉꢘꢆ ꢓ ꢘꢆꢀ  
SCBS191F − JANUARY 1991 − REVISED SEPTEMBER 2003  
description/ordering information (continued)  
The eight flip-flops of the SN54ABT574 and SN74ABT574A are edge-triggered D-type flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without need for interface or pullup components.  
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
SN74ABT574A . . . GQN OR ZQN PACKAGE  
(TOP VIEW)  
terminal assignments  
1
2
3
4
1
1D  
2
3
4
A
B
C
D
E
A
B
C
D
E
OE  
3Q  
4D  
7Q  
8D  
V
1Q  
2Q  
4Q  
6Q  
8Q  
CC  
3D  
2D  
5Q  
5D  
7D  
6D  
GND  
CLK  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
L
H or L  
X
X
X
Q
0
H
Z
logic diagram (positive logic)  
1
OE  
11  
CLK  
C1  
19  
1Q  
2
1D  
1D  
To Seven Other Channels  
Pin numbers shown are for the DB, DW, FK, J, N, NS, PW, RGY, and W packages.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-9322001QSA相关器件

型号 品牌 描述 获取价格 数据表
5962-9322001QSX ETC Octal D-Type Flip-Flop

获取价格

5962-9322101MXA ACTEL Field Programmable Gate Array, 684 CLBs, 8000 Gates, 54MHz, CMOS, CPGA132, CERAMIC, PGA-13

获取价格

5962-9322101MXC ACTEL Field Programmable Gate Array, 684 CLBs, 4000 Gates, 54MHz, CMOS, CPGA132, CERAMIC, PGA-13

获取价格

5962-9322101MXX ETC Field Programmable Gate Array (FPGA)

获取价格

5962-9322102MXX ACTEL Field Programmable Gate Array, 684 CLBs, 8000 Gates, 63MHz, CMOS, CPGA132, CERAMIC, PGA-13

获取价格

5962-9322201MEA ADI Monolithic Synchronous Voltage-to-Frequency Converter

获取价格