Converter Characteristics (Notes 6, 7, 8, 9, 19) (Continued)
=
=
=
=
The following specifications apply to the LM12454, LM12458, and LM12H458 for VA+ VD+ 5V, VREF+ 5V, VREF− 0V,
=
=
=
12-bit + sign conversion mode, fCLK 8.0 MHz (LM12H458) or fCLK 5.0 MHz (LM12454/8), RS 25Ω, source impedance for
VREF+ and VREF− ≤ 25Ω, fully-differential input with fixed 2.5V common-mode voltage, and minimum acquisition time unless
otherwise specified. Boldface limits apply for TA TJ TMIN to TMAX; all other limits TA TJ 25˚C.
=
=
=
=
Symbol
Parameter
Conditions
Typical
Limits
Unit
(Limit)
LSB
(Note 10) (Note 11)
±
8-Bit + Sign and “Watchdog” Mode
DC Common Mode Error
Multiplexer Channel-to-Channel
Matching
1/8
±
0.05
LSB
VIN+
Non-Inverting Input Range
GND
VA+
V (min)
V (max)
V (min)
V (max)
V (min)
V (max)
V (min)
V (max)
LSB (max)
LSB (max)
LSB
VIN−
Inverting Input Range
GND
VA+
+
VIN+ − VIN−
Differential Input Voltage Range
Common Mode Input Voltage Range
−VA
VA+
GND
VA+
=
=
±
±
±
1.75
PSS
Power Supply
Sensitivity
Zero Error
Full-Scale Error
Linearity Error
VA+ VD+ 5V 10%
0.2
0.4
0.2
=
=
±
±
2
VREF+ 4.5V, VREF− GND
±
(Note 15)
CREF
CIN
VREF+/VREF− Input Capacitance
Selected Multiplexer Channel Input
Capacitance
85
75
pF
pF
Converter AC Characteristics (Notes 6, 7, 8, 9, 19)
=
=
=
=
The following specifications apply to the LM12454, LM12458, and LM12H458 for VA+ VD+ 5V, VREF+ 5V, VREF− 0V,
=
=
=
12-bit + sign conversion mode, fCLK 8.0 MHz (LM12H458) or fCLK 5.0 MHz (LM12454/8), RS 25Ω, source impedance for
VREF+ and VREF− ≤ 25Ω, fully-differential input with fixed 2.5V common-mode voltage, and minimum acquisition time unless
=
=
=
=
otherwise specified. Boldface limits apply for TA TJ TMIN to TMAX; all other limits TA TJ 25˚C.
Symbol
Parameter
Clock Duty Cycle
Conditions
Typical
(Note 10)
50
Limits
Unit
(Limit)
%
(Note 11)
40
60
% (min)
%
(max)
tC
Conversion Time
Acquisition Time
13-Bit Resolution,
44 (tCLK
)
)
44 (tCLK) + 50 ns
21 (tCLK) + 50 ns
9 (tCLK) + 50 ns
2 (tCLK) + 50 ns
(max)
(max)
(max)
(max)
Sequencer State S5 (Figure 15)
9-Bit Resolution,
21 (tCLK
Sequencer State S5 (Figure 15)
Sequencer State S7 (Figure 15)
Built-in minimum for 13-Bits
Built-in minimum for 9-Bits and
“Watchdog” mode
tA
9 (tCLK
)
2 (tCLK
)
tZ
Auto-Zero Time
Full Calibration Time
Throughput Rate
(Note 18)
Sequencer State S2 (Figure 15)
Sequencer State S2 (Figure 15)
76 (tCLK
)
76 (tCLK) + 50 ns
4944 (tCLK) + 50 ns
88
(max)
(max)
kHz
tCAL
4944 (tCLK
)
89
LM12H458
142
140
(min)
(max)
tWD
“Watchdog” Mode Comparison
Time
Sequencer States S6, S4,
and S5 (Figure 15)
11 (tCLK
)
11 (tCLK) + 50 ns
5
www.national.com