Datasheet > 5962-9054901MQA

5962-9054901MQA

更新时间： 2024-02-09 23:21:24

品牌	Logo	应用领域
英特矽尔 - INTERSIL		解码器电信集成电路编码器
页数	文件大小	规格书
16页	267K
描述
CMOS Manchester Encoder-Decoder

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5962-9054901MQA 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.78	JESD-30 代码：	R-GDIP-T40
功能数量：	1	端子数量：	40
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	CERAMIC, GLASS-SEALED	封装形状：	RECTANGULAR
封装形式：	IN-LINE	认证状态：	Not Qualified
筛选级别：	MIL-STD-883	标称供电电压：	5 V
表面贴装：	NO	技术：	CMOS
电信集成电路类型：	MANCHESTER ENCODER/DECODER	温度等级：	MILITARY
端子形式：	THROUGH-HOLE	端子位置：	DUAL
Base Number Matches：	1

5962-9054901MQA 数据手册

HD-15531

ting the decoded data through SERIAL DATA OUT. The on VALID WORD output 4 indicates a successful reception

decoded data available at SERIAL DATA OUT is in NRZ of a word without any Manchester or parity errors. At this

format. The DECODER SHIFT CLOCK is provided so that time the Decoder is looking for a new sync character to start

the decoded bits can get shifted into an external register on another output sequence. VALID WORD will go low approx-

every low-to-high transition of this clock

DECODER SHIFT CLOCK may adjust its phase up until the goes high, if not reset low sooner by a valid sync and two

time that TAKE DATA goes high. valid Manchester bits as shown 1 .

2 - 3 . Note that imately K + 4 DECODER SHIFT CLOCK periods after it

After all K decoded bits have been transmitted 3 the data is At any time in the above sequence a high input on

checked for parity. A high input on DECODER PARITY DECODER RESET during low-to-high transition of

SELECT will set the Decoder to check for even parity or a DECODER SHIFT CLOCK will abort transmission and ini-

low input will set the Decoder to check for odd parity. A high tialize the Decoder to start looking for a new sync character.

TIMING

N-3

N-2

N-1

SYNCHRONOUS

CLOCK

DECODER

SHIFT

CLOCK

BIPOLAR

ONE IN

1ST HALF

SYNC

BITK-1

BITK-5

BIT 3 BIT 2 BIT 1 PARITY

2ND HALF

SYNC

BITK-2

BITK-4

MSB

BITK-3

BIPOLAR

ZERO IN

MSB BITK-1 BITK-2 BIT K-3 BITK-4 BITK-5

TAKE DATA

COMMAND

SYNC

DATA SYNC

SERIAL

DATA OUT

UNDEFINED

(MAY BE HIGH FROM PREVIOUS RECEPTION)

MSB BITK-1 BITK-2 BITK-3

BIT 5 BIT 4 BIT 3 BIT 2 BIT 1

VALID WORD

FIGURE 2. DECODER

1...3 4 567 8 9...16

下载PDF

与5962-9054901MQA相关器件

型号	品牌	描述	获取价格	数据表
5962-9054901MQX	ETC	Encoder/Decoder	获取价格
5962-9054902MQA	INTERSIL	CMOS Manchester Encoder-Decoder	获取价格
5962-9054902MQX	ETC	Encoder/Decoder	获取价格
5962-9055101XA	ETC	Resolver-to-Digital Converter	获取价格
5962-9055101XC	ETC	Resolver-to-Digital Converter	获取价格
5962-9055101YX	ETC	Resolver-to-Digital Converter	获取价格