5秒后页面跳转
5962-8407201VSA PDF预览

5962-8407201VSA

更新时间: 2024-01-23 14:29:41
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器输出元件
页数 文件大小 规格书
17页 524K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

5962-8407201VSA 技术参数

生命周期:Active零件包装代码:DFP
包装说明:CERAMIC, DFP-20针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.23控制类型:ENABLE LOW/HIGH
系列:HC/UHJESD-30 代码:R-GDFP-F20
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.0078 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):NOT APPLICABLE
最大电源电流(ICC):0.16 mAProp。Delay @ Nom-Sup:53 ns
传播延迟(tpd):335 ns认证状态:Qualified
筛选级别:MIL-STD-883座面最大高度:2.54 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT APPLICABLE
翻译:N/A宽度:6.92 mm
Base Number Matches:1

5962-8407201VSA 数据手册

 浏览型号5962-8407201VSA的Datasheet PDF文件第3页浏览型号5962-8407201VSA的Datasheet PDF文件第4页浏览型号5962-8407201VSA的Datasheet PDF文件第5页浏览型号5962-8407201VSA的Datasheet PDF文件第7页浏览型号5962-8407201VSA的Datasheet PDF文件第8页浏览型号5962-8407201VSA的Datasheet PDF文件第9页 
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢇ ꢆꢈ ꢀꢁ ꢇ ꢃ ꢄꢅꢆ ꢇ ꢆ  
ꢉꢅ ꢊꢋ ꢌ ꢊ ꢍ ꢋꢁ ꢀꢎꢋꢍ ꢏꢁ ꢊ ꢐꢑꢊ ꢒ ꢎꢏ ꢌꢋꢊꢅ ꢄꢏꢀ  
ꢓꢔ ꢊ ꢄ ꢆ ꢑꢀꢊꢋꢊ ꢏ ꢉꢕꢊ ꢎ ꢕꢊꢀ  
SCLS140D − DECEMBER 1982 − REVISED AUGUST 2003  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
PARAMETER  
R
C
L
S1  
S2  
L
50 pF  
or  
150 pF  
t
Open  
Closed  
Closed  
Open  
PZH  
S1  
S2  
Test  
Point  
t
t
1 kΩ  
1 kΩ  
en  
R
t
t
t
L
PZL  
PHZ  
PLZ  
From Output  
Under Test  
Open  
Closed  
Open  
50 pF  
C
dis  
L
Closed  
(see Note A)  
50 pF  
or  
150 pF  
t
or t  
−−  
Open  
Open  
pd  
t
LOAD CIRCUIT  
V
CC  
Reference  
Input  
50%  
V
CC  
0 V  
High-Level  
Pulse  
50%  
50%  
t
t
h
su  
0 V  
V
CC  
t
Data  
Input  
w
90%  
90%  
50%  
10%  
50%  
10%  
V
CC  
Low-Level  
Pulse  
0 V  
50%  
50%  
t
t
f
r
0 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD AND INPUT RISE AND FALL TIMES  
VOLTAGE WAVEFORMS  
PULSE DURATIONS  
Output  
V
CC  
V
CC  
Control  
(Low-Level  
Enabling)  
Input  
50%  
50%  
50%  
50%  
0 V  
V
0 V  
t
t
PLH  
PHL  
90%  
t
t
PLZ  
PZL  
OH  
V  
CC  
50%  
V  
CC  
Output  
Waveform 1  
(See Note B)  
In-Phase  
Output  
90%  
t
50%  
10%  
50%  
10%  
10%  
t
V
OL  
V
OL  
t
r
f
f
t
t
t
PZH  
PHZ  
PHL  
90%  
PLH  
V
V
OH  
V
Output  
Waveform 2  
(See Note B)  
OH  
90%  
t
90%  
Out-of-  
Phase  
Output  
50%  
10%  
50%  
10%  
50%  
0 V  
OL  
t
r
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
NOTES: A.  
C includes probe and test-fixture capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
PHL  
are the same as t  
.
en  
are the same as t .  
pd  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-8407201VSA相关器件

型号 品牌 描述 获取价格 数据表
5962-8407201VSC ETC 8-Bit D-Type Latch

获取价格

5962-8407301EA RENESAS HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, FRIT SEALED, CERDI

获取价格

5962-8407401RA RENESAS HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, FRIT SEALED, CERDIP-20

获取价格

5962-8407401VSA ETC Dual 4-Bit Inverting Buffer/Driver

获取价格

5962-8407401VSC ETC Dual 4-Bit Inverting Buffer/Driver

获取价格

5962-8407401VXA ETC Buffer/Driver

获取价格