5秒后页面跳转
557G-07T PDF预览

557G-07T

更新时间: 2024-02-14 17:54:11
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管逻辑集成电路
页数 文件大小 规格书
8页 113K
描述
Multiplexer, 557 Series, 1-Func, 2 Line Input, 1 Line Output, Complementary Output, PDSO16, 0.173 INCH, TSSOP-16

557G-07T 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:16
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.71系列:557
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:5 mm逻辑集成电路类型:MULTIPLEXER
功能数量:1输入次数:2
输出次数:1端子数量:16
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):225认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

557G-07T 数据手册

 浏览型号557G-07T的Datasheet PDF文件第1页浏览型号557G-07T的Datasheet PDF文件第2页浏览型号557G-07T的Datasheet PDF文件第4页浏览型号557G-07T的Datasheet PDF文件第5页浏览型号557G-07T的Datasheet PDF文件第6页浏览型号557G-07T的Datasheet PDF文件第7页 
P R E L I M I N A R Y I N F O R M AT I O N  
ICS557-07  
2:1 Multiplexer Chip for PCI-E  
Applications Information  
External Components  
Output Structures  
6*IREF  
A minimum number of external components are  
required for proper operation.  
IREF  
=2.3 mA  
Decoupling Capacitors  
Decoupling capacitors of 0.01 µF should be connected  
between VDD and the ground plane (pin 4) as close to  
the VDD pin as possible. Do not share ground vias  
between components. Route power from power source  
through the capacitor pad and then into ICS pin.  
Crystal  
See Output Termination  
Sections - Pages 3 ~ 5  
A 25 MHz fundamental mode parallel resonant crystal  
RR 475  
with C = 16 pF should be used. This crystal must have  
L
less than 300 ppm of error across temperature in order  
for the ICS557-07 to meet PCI Express specifications.  
General PCB Layout Recommendations  
Crystal Capacitors  
For optimum device performance and lowest output  
phase noise, the following guidelines should be  
observed.  
Crystal capacitors are connected from pins X1 to  
ground and X2 to ground to optimize the accuracy of  
the output frequency.  
1. Each 0.01µF decoupling capacitor should be  
mounted on the component side of the board as close  
to the VDD pin as possible.  
C = Crystal’s load capacitance in pF  
L
Crystal Capacitors (pF) = (C - 8) * 2  
L
For example, for a crystal with a 16 pF load cap, each  
external crystal cap would be 16 pF. (16-8)*2=16.  
2. No vias should be used between decoupling  
capacitor and VDD pin.  
Current Source (Iref) Reference Resistor - RR  
3. The PCB trace to VDD pin should be kept as short  
as possible, as should the PCB trace to the ground via.  
Distance of the ferrite bead and bulk decoupling from  
the device is less critical.  
If board target trace impedance (Z) is 50, then R =  
R
475(1%), providing IREF of 2.32 mA. The output  
current (I ) is equal to 6*IREF.  
OH  
4. An optimum layout is one with all components on the  
same side of the board, minimizing vias through other  
signal layers (any ferrite beads and bulk decoupling  
capacitors can be mounted on the back). Other signal  
traces should be routed away from the ICS557-07.This  
includes signal traces just underneath the device, or on  
layers adjacent to the ground plane layer used by the  
device.  
Output Termination  
The PCI-Express differential clock outputs of the  
ICS557-07 are open source drivers and require an  
external series resistor and a resistor to ground. These  
resistor values and their allowable locations are shown  
in detail in the PCI-Express Layout Guidelines  
section.  
The ICS557-07can also be configured for LVDS  
compatible voltage levels. See the LVDS Compatible  
Layout Guidelines section  
MDS 557-07 B  
3
Revision 041405  
Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com  

与557G-07T相关器件

型号 品牌 描述 获取价格 数据表
557GI-03 IDT Processor Specific Clock Generator, 200MHz, PDSO16, 0.173 INCH, TSSOP-16

获取价格

557GI-03T IDT Processor Specific Clock Generator, 200MHz, PDSO16, 0.173 INCH, TSSOP-16

获取价格

557GI-05A ICSI Quad Differential PCI-Express Clock Source

获取价格

557GI-05A IDT Processor Specific Clock Generator, 200MHz, PDSO20, 0.173 INCH, MO-153, TSSOP-20

获取价格

557GI05ALF ICSI Quad Differential PCI-Express Clock Source

获取价格

557GI-05ALFTR IDT Clock Generator, PDSO20

获取价格