Datasheet > 54FCT374LB

54FCT374LB

更新时间： 2024-01-02 09:55:16

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
7页	82K
描述
LCC-20, Tube

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

54FCT374LB 数据手册

IDT54/74FCT374/A/C

FASTCMOSOCTALDREGISTERS(3-STATE)

MILITARYANDCOMMERCIAL TEMPERATURERANGES

TESTCIRCUITSANDWAVEFORMS

VCC

7.0V

SWITCHPOSITION

500Ω

Test

Switch

Closed

Open

VOUT

VIN

Open Drain

Disable Low

Enable Low

Pulse

Generator

D.U.T

50pF

All Other Tests

500Ω

R^T

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Octal link

Test Circuits for All Outputs

DATA

1.5V

INPUT

LOW-HIGH-LOW

PULSE

tSU

1.5V

TIMING

INPUT

ASYNCHRONOUS CONTROL

tREM

PRESET

1.5V

CLEAR

HIGH-LOW-HIGH

PULSE

ETC.

SYNCHRONOUS CONTROL

PRESET

Octal link

1.5V

CLEAR

tSU

CLOCK ENABLE

ETC.

Pulse Width

Octal link

Set-Up, Hold, and Release Times

ENABLE

DISABLE

1.5V

SAME PHASE

CONTROL

INPUT

1.5V

INPUT TRANSITION

tPLH

tPHL

tPZL

tPLZ

VOH

1.5V

VOL

OUTPUT

3.5V

1.5V

3.5V

VOL

VOH

OUTPUT

NORMALLY

LOW

SWITCH

CLOSED

0.3V

1.5V

tPZH

tPHZ

OPPOSITE PHASE

INPUT TRANSITION

OUTPUT

NORMALLY

HIGH

SWITCH

OPEN

1.5V

Octal link

Propagation Delay

Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; ZO ≤ 50Ω; tF ≤ 2.5ns; tR ≤ 2.5ns.

1...3 4 567

下载PDF

与54FCT374LB相关器件

型号	品牌	描述	获取价格	数据表
54FCT374LMQB	NSC	Octal D-Type Flip-Flop with TRI-STATE Outputs	获取价格
54FCT374LMQR	ETC	Octal D-Type Flip-Flop	获取价格
54FCT374LMX	ETC	Octal D-Type Flip-Flop	获取价格
54FCT374T	RENESAS	Octal D Register	获取价格
54FCT374TD	IDT	Bus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CERDIP-20	获取价格
54FCT374TDBB	IDT	Bus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CERDIP-20	获取价格