Unit Loading/Fan Out
54F/74F
Pin Names
Description
U.L.
Input I /I
IH IL
Output I /I
HIGH/LOW
OH OL
b
A –A
0
Data Register A Inputs/
TRI-STATE Outputs
Data Register B Inputs/
TRI-STATE Outputs
3.5/1.083
600/106.6 (80)
3.5/1.083
600/106.6 (80)
1.0/1.0
70 mA/ 650 mA
7
b
b
12 mA/64 mA (48 mA)
b
B –B
0
70 mA/ 650 mA
7
12 mA/64 mA (48 mA)
b
20 mA/ 0.6 mA
CPAB, CPBA Clock Pulse Inputs
b
20 mA/ 0.6 mA
SAB, SBA
Select Inputs
1.0/1.0
b
20 mA/ 0.6 mA
b
20 mA/ 0.6 mA
G
Output Enable Input
Direction Control Input
1.0/1.0
DIR
1.0/1.0
Function Table
Inputs
Data I/O*
Function
G
DIR
CPAB
CPBA
SAB
SBA
A –A
0
B –B
0 7
7
H
H
H
X
X
X
H or L
L
X
H or L
X
X
X
X
X
X
X
Isolation
Input
Input
Input
Clock A Data into A Register
n
L
Clock B Data into B Register
n
L
L
L
L
H
H
H
H
X
X
X
X
X
L
L
X
X
X
X
A to B ÐReal Time (Transparent Mode)
n n
L
H or L
Clock A Data into A Register
n
Output
H
H
A Register to B (Stored Mode)
n
L
Clock A Data into A Register and Output to B
n
n
L
L
L
L
L
L
L
L
X
X
X
X
X
X
X
X
X
L
L
B to A ÐReal Time (Transparent Mode)
n n
L
H or L
Clock B Data into B Register
n
Output
Input
H
H
B Register to A (Stored Mode)
n
L
Clock B Data into B Register and Output to A
n
n
*The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus
pins will be stored on every LOW-to-HIGH transition of the clock inputs.
e
e
e
H
L
HIGH Voltage Level
LOW Voltage Level
Irrelevant
X
e
L
LOW-to-HIGH Transition
3