5秒后页面跳转
54ACTQ543DMQB PDF预览

54ACTQ543DMQB

更新时间: 2024-01-20 19:43:29
品牌 Logo 应用领域
美国国家半导体 - NSC 逻辑集成电路
页数 文件大小 规格书
10页 159K
描述
Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

54ACTQ543DMQB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP24,.3Reach Compliance Code:compliant
风险等级:5.92Is Samacsys:N
其他特性:INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MASTER CONTROL FOR LATCH控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:ACT
JESD-30 代码:R-GDIP-T24JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:9.5 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
筛选级别:MIL-STD-883 Class B座面最大高度:5.72 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:10.16 mm
Base Number Matches:1

54ACTQ543DMQB 数据手册

 浏览型号54ACTQ543DMQB的Datasheet PDF文件第1页浏览型号54ACTQ543DMQB的Datasheet PDF文件第3页浏览型号54ACTQ543DMQB的Datasheet PDF文件第4页浏览型号54ACTQ543DMQB的Datasheet PDF文件第5页浏览型号54ACTQ543DMQB的Datasheet PDF文件第6页浏览型号54ACTQ543DMQB的Datasheet PDF文件第7页 
Connection Diagrams  
Pin Names  
OEAB  
OEBA  
CEAB  
Description  
A-to-B Output Enable Input (Active LOW)  
B-to-A Output Enable Input (Active LOW)  
A-to-B Enable Input (Active LOW)  
B-to-A Enable Input (Active LOW)  
A-to-B Latch Enable Input (Active LOW)  
B-to-A Latch Enable Input (Active LOW)  
A-to-B Data Inputs or  
Pin Assignment for  
DIP and Flatpak  
CEBA  
LEAB  
LEBA  
A0–A7  
B-to-A TRI-STATE Outputs  
B0–B7  
B-to-A Data Inputs or  
A-to-B TRI-STATE Outputs  
Functional Description  
The ACTQ543 contains two sets of eight D-type latches, with  
separate input and output controls for each set. For data flow  
from A to B, for example, the A-to-B Enable (CEAB) input  
must be LOW in order to enter data from A0–A7 or take data  
from B0–B7, as indicated in the Data I/O Control Table. With  
CEAB LOW, a LOW signal on the A-to-B Latch Enable  
(LEAB) input makes the A-to-B latches transparent; a subse-  
quent LOW-to-HIGH transition of the LEAB signal puts the A  
latches in the storage mode and their outputs no longer  
change with the A inputs. With CEAB and OEAB both LOW,  
the TRI-STATE B output buffers are active and reflect the  
data present at the output of the A latches. Control of data  
flow from B to A is similar, but using the CEBA, LEBA and  
OEBA inputs.  
DS100233-2  
Pin Assignment  
for LCC  
Data I/O Control Table  
Inputs  
Latch Status Output Buffers  
DS100233-3  
CEAB LEAB OEAB  
H
X
L
X
H
L
X
X
X
H
L
Latched  
Latched  
Transparent  
High Z  
X
L
X
X
High Z  
Driving  
=
=
=
H
L
X
HIGH Voltage Level  
LOW Voltage Level  
Immaterial  
A-to-B data flow shown; B-to-A flow control is the same, except using CEBA,  
LEBA and OEBA  
www.national.com  
2

与54ACTQ543DMQB相关器件

型号 品牌 描述 获取价格 数据表
54ACTQ543DMQBD NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格

54ACTQ543DMQBF NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格

54ACTQ543DMQBL NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格

54ACTQ543FMQB NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格

54ACTQ543FMQBD NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格

54ACTQ543FMQBF NSC Quiet Series Octal Registered Transceiver with TRI-STATE Outputs

获取价格