Si530/531
Revision 1.1 to Revision 1.2
DOCUMENT CHANGE LIST
Revision 0.4 to Revision 0.5
Updated 2.5 V/3.3 V and 1.8 V CML output level
specifications for Table 3 on page 3.
Updated Table 1, “Recommended Operating
Added footnotes clarifying max offset frequency test
Conditions,” on page 2.
conditions for Table 4 on page 4.
Added maximum supply current specifications.
Specified relationship between temperature at startup
and operation temperature.
Added CMOS phase jitter specs to Table 4 on
page 4.
Removed the words "Differential Modes:
LVPECL/LVDS/CML" in the footnote referring to
AN256 in Table 4 on page 4.
Updated Table 4, “CLK± Output Phase Jitter,” on
page 4 to include maximum rms jitter generation
specifications and updated typical rms jitter
specifications.
Separated 1.8 V, 2.5 V/3.3 V supply voltage
specifications in Table 9 on page 5.
Added Table 6, “CLK± Output Phase Noise
Updated and clarified Table 9 on page 5 to include
the "Moisture Sensitivity Level" and "Contact Pads"
rows.
(Typical),” on page 4.
Added Output Enable active polarity as an option in
Figure 1, “Part Number Convention,” on page 7.
Updated Figure 3 on page 9 and Table 13 on page 9
to reflect specific marking information. Previously,
Figure 3 was generic.
Revision 0.5 to Revision 1.0
Updated Note 3 in Table 1, “Recommended
Operating Conditions,” on page 2.
Revision 1.2 to Revision 1.3
Updated Figure 1, “Part Number Convention,” on
Added Table 8, “Thermal Characteristics,” on
page 7.
page 5.
Revision 1.0 to Revision 1.1
Revision 1.3 to Revision 1.4
Updated Table 1, “Recommended Operating
Revised Figure 2 and Table 12 on page 8 to reflect
Conditions,” on page 2.
Device maintains stable operation over –40 to +85 ºC
operating temperature range.
current package outline diagram.
Revised Figure 4 and Table 14 on page 10 to reflect
the recommended PCB land pattern.
Supply current specifications updated for revision D.
Updated Table 2, “CLK± Output Frequency
Revision 1.4 to Revision 1.5
Characteristics,” on page 2.
Added specification for ±20 ppm lifetime stability
Changed “Trays” to “Coil Tape” in Ordering Guide.
(±7 ppm temperature stability) XO.
Updated Table 3, “CLK± Output Levels and
Symmetry,” on page 3.
Updated LVDS differential peak-peak swing
specifications.
Updated Table 4, “CLK± Output Phase Jitter,” on
page 4.
Updated Table 5, “CLK± Output Period Jitter,” on
page 4.
Revised period jitter specifications.
1
Updated Table 9, “Absolute Maximum Ratings ,” on
page 5 to reflect the soldering temperature time at
260 ºC is 20–40 sec per JEDEC J-STD-020C.
Updated 3. "Ordering Information" on page 7.
Changed ordering instructions to revision D.
Added 5. "Si530/Si531 Mark Specification" on page
9.
11
Rev. 1.5