32C408BRPFI-20

更新时间： 2024-01-13 12:16:56

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

32C408BRPFI-20 数据手册

32C408B

4 Megabit (512K x 8-Bit) SRAM

(2)

FIGURE 4. TIMING WAVEFORM OF READ CYCLE (WE = V )

1. WE is high for read cycle.

2. All read cycle timing is referenced from the last valid address to the first transition address.

3. t_HZand t_OHZare defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_OHor

V levels.

4. At any given temperature and voltage condition, t_HZ(max)is less than t_LZ(min)both for a given device and from device to device.

5. Transition is measured +200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

6. Device is continuously selected with CS = V .

7. Address valid prior to coincident with CS transition low.

8. For common I/O applications, minimization or elimination of bus contention is necessary during read and

write cycle.

FIGURE 5. SRAM HEAVY ION CROSS SECTION

05.02.02 Rev 7

All data sheets are subject to change without notice

1...4 5 678 9 10 11

下载PDF

型号	品牌	描述	获取价格	数据表
32C408BRPFI-25	MAXWELL	4 Megabit (512K x 8-Bit) SRAM	获取价格
32C408BRPFI-30	MAXWELL	4 Megabit (512K x 8-Bit) SRAM	获取价格
32C408BRPFS-16	MAXWELL	Standard SRAM, 512KX8, 30ns, CMOS, RAD PAK, LDFP-36	获取价格
32C408BRPFS-17	MAXWELL	Standard SRAM, 512KX8, 25ns, CMOS, RAD PAK, LDFP-36	获取价格
32C408BRPFS-18	MAXWELL	Standard SRAM, 512KX8, 20ns, CMOS, RAD PAK, LDFP-36	获取价格
32C408BRPFS-20	MAXWELL	4 Megabit (512K x 8-Bit) SRAM	获取价格