FAST BOOT BLOCK DATASHEET
2.0 PRODUCT DESCRIPTION
E
to the 16-Mbit density. The family is available in
µBGA CSP and 56-lead SSOP packages. Pinouts
for the 8- and 16-Mbit components are illustrated in
Figures 1 and 2.
This section describes the pinout and block
architecture of the device family.
2.2
Pin Description
2.1
Pinouts
The pin description table describes pin usage.
Intel’s Fast Boot Block flash memory family
provides upgrade paths in each package pinout up
1
2
3
4
5
6
7
8
9
10
A
B
C
D
E
F
A15
A14
A12
A11
GND CLK
VCC
VPP
A4
A5
A1
A2
32M
16M
A8
A9
A20
ADV# WE#
RST# WP#
A19
A17
A7
64M
A13
A10
A21
A18
A6
A3
VCCQ
DQ7
DQ15
DQ13 DQ12
DQ4
VCC
DQ11 DQ10
DQ9
DQ1
DQ8
DQ0
OE#
GND
CE#
A0
A16
DQ6
DQ5
DQ3
DQ2
WAIT# GND DQ14 GND
VCCQ
NOTES:
1. Shaded connections indicate upgrade address connections. Lower density devices will not have upper address solder
balls. Routing is not recommended in this area.
2. A20 and A21 are the upgrade address for potential 32-Mbit and 64-Mbit devices (currently not on road map).
3. Reference the Micro Ball Grid Array Package Mechanical Specification and Media Informationon Intel’s World Wide Web
home page for detailed package specifications.
Figure 1. 56-Ball µBGA* Package Pinout (Top View, Ball Down)
6
PRODUCT PREVIEW