Bus Timing
t
t
R
F
t
HIGH
t
t
LOW
LOW
SCL
t
SU:STO
t
t
t
SU:DAT
SU:STA
HD:DAT
t
HD:STA
SDA
IN
t
BUF
t
t
AA
DH
SDA
OUT
Note 3: SCL = Serial Clock Data
DS800023-3
SDA = Serial Data I/O
BACKGROUND INFORMATION (IIC Bus)
SERIAL DATA (SDA)
The IIC bus allows synchronous bidirectional communication be-
tween Transmitter/Receiver using the SCL (clock) and SDA (Data
I/O) lines. All communication must be started with a valid START
condition, concluded with a STOP condition and acknowledged by
the Receiver with an ACKNOWLEDGE condition.
SDA is a bidirectional pin used to transfer data to and from the
device. It is an open drain output and may be wire-ORed with any
number of open drain or open collector outputs.
Device Address Inputs (A0, A1, A2)
Device address pins A0, A1, and A2 are connected to VCC or VSS
to configure the EEPROM address for multiple device configura-
tion. A total of eight different devices can be attached to the same
SDA bus.
In addition, since the IIC bus is designed to support other devices
such as RAM, EPROM, etc., the device type identifier string, or
control byte, must follow the START condition. For EEPROMs, the
first 4-bit of the control byte is 1010 binary for READ and WRITE
operations. This is then followed by the device selection bits A2, A1
and A0, and acts as the three most significant bits of the word
address.The final bit in the control byte determines the type of
operation performed (READ/WRITE). A "1" signifies a READ while
a"0"signifiesaWRITE.Thecontrolbyteisthenfollowedbytwobytes
that define the word address, which is then followed by the data byte.
Write Protection (WP)
If WP is tied to VCC, program WRITE operations onto the entire
array of the memory will not be executed. READ operations are
always available.
If WP is tied to VSS or left floating (unconnected), normal memory
operation is enabled for READ/WRITE over the entire 256K bit
memory array.
The EEPROMs on the IIC bus may be configured in any manner
required, providing the total memory addressed does not exceed
512Kbits(64Kbytes). EEPROMmemoryaddressingiscontrolled
by hardware configuring the A2, A1, and A0 pins (Device Address
pins) with pull-up or pull-down resistors. ALL UNUSED PINS
MUST BE GROUNDED (tied to VSS).
Thisfeatureallowstheusertoassigntheentirearrayofthememory
as ROM, which can be protected against accidental programming
writes. When WRITE is disabled, slave address and word address
will be acknowledged but data will not be acknowledged.
Addressing an EEPROM memory location involves sending a
command string with the following information:
Device Operation
The FM24C256xxx supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the bus as a
transmitter and the receiving devices as the receiver. The device
controlling the transfer is the master and the device that is con-
trolledistheslave.Themasterwillalwaysinitiatedatatransfersand
provide the clock for both transmit and receive operations. There-
fore, the FM24C256xxx is considered a slave in all applications.
[DEVICE TYPE]-[DEVICE ADDRESS]-[PAGE BLOCK AD-
DRESS]-[BYTE ADDRESS]
Pin Description
SERIAL CLOCK (SCL)
Definitions
CLOCK AND DATA CONVENTIONS
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH and are reserved for
indication of start and stop conditions. Refer to Figures 1 and 2.
Word
Page
8 bits (byte) of data
64 sequential addresses (one byte each) that
may be programmed during a "Page Write"
programming cycle.
START CONDITION
Master
Any IIC device CONTROLLING the transfer of
data (such as a microcontroller).
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
FM24C256xxx continuously monitors the SDA and SCL lines for
the start condition and will not respond to any command until this
condition has been met.
Slave
Device being controlled (EEPROMS are
always considered Slaves).
Transmitter
Receiver
Device currently SENDING data on the bus
(may be either a Master or Slave).
STOP CONDITION
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the FM24C256xxx to place the device in
the standby power mode.
Device currently receiving data on the bus
(Master or Slave).
The SCL input is used to clock all data into and out of the device.
6
www.fairchildsemi.com
FM24C256 rev. B.3
5秒后页面跳转
AT24C256芯片手册参数分析、引脚说明、读写程序示例
LM317T数据手册解读：产品特性、应用、封装与引脚详解
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
