Datasheet > 存储 > SRAM> 23A512

23A512

更新时间： 2024-02-20 13:25:51

品牌	Logo	应用领域
美国微芯 - MICROCHIP		静态存储器
页数	文件大小	规格书
32页	728K
描述
512Kbit SPI Serial SRAM with SDI and SQI Interface

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

23A512 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	TSSOP, TSSOP8,.25	Reach Compliance Code：	compliant
Factory Lead Time：	9 weeks	风险等级：	5.5
最大时钟频率 (fCLK)：	20 MHz	I/O 类型：	SEPARATE
JESD-30 代码：	R-PDSO-G8	JESD-609代码：	e3
长度：	4.4 mm	内存密度：	524288 bit
内存集成电路类型：	STANDARD SRAM	内存宽度：	8
湿度敏感等级：	1	功能数量：	1
端口数量：	1, (3 LINE)	端子数量：	8
字数：	65536 words	字数代码：	64000
工作模式：	SYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	64KX8
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP8,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	并行/串行：	SERIAL
峰值回流温度（摄氏度）：	260	电源：	1.8/2 V
认证状态：	Not Qualified	筛选级别：	TS 16949
座面最大高度：	1.2 mm	最大待机电流：	0.000004 A
最小待机电流：	1.7 V	子类别：	SRAMs
最大压摆率：	0.01 mA	最大供电电压 (Vsup)：	2.2 V
最小供电电压 (Vsup)：	1.7 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn) - annealed	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	40	宽度：	3 mm
Base Number Matches：	1

23A512 数据手册

23A512/23LC512

If operating in Sequential mode, the data stored in the

memory at the next address can be read sequentially

by continuing to provide clock pulses. The internal

Address Pointer is automatically incremented to the

next higher address after each byte of data is shifted

out. When the highest address is reached (FFFFh),

the address counter rolls over to address 0000h,

allowing the read cycle to be continued indefinitely.

The read operation is terminated by raising the CS

pin.

2.0

2.1

FUNCTIONAL DESCRIPTION

Principles of Operation

The 23A512/23LC512 is an 512Kbit Serial SRAM

designed to interface directly with the Serial Peripheral

Interface (SPI) port of many of today’s popular

microcontroller families, including Microchip’s PIC^®

microcontrollers. It may also interface with microcon-

trollers that do not have a built-in SPI port by using

discrete I/O lines programmed properly in firmware to

match the SPI protocol. In addition, the 23A512/

23LC512 is also capable of operating in SDI/SQI high

speed SPI mode.

2.4

Write Sequence

Prior to any attempt to write data to the 23A512/

23LC512, the device must be selected by bringing CS

low.

The 23A512/23LC512 contains an 8-bit instruction reg-

ister. The device is accessed via the SI pin, with data

being clocked in on the rising edge of SCK. The CS pin

must be low for the entire operation.

Once the device is selected, the Write command can

be started by issuing a WRITE instruction, followed by

the 16-bit address, and then the data to be written. A

write is terminated by the CS being brought high.

Table 2-1 contains a list of the possible instruction

bytes and format for device operation. All instructions,

addresses and data are transferred MSB first, LSB last.

If operating in Page mode, after the initial data byte is

shifted in, additional bytes can be shifted into the

device. The Address Pointer is automatically

incremented. This operation can continue for the entire

page (32 bytes) before data will start to be overwritten.

2.2

Modes of Operation

The 23x512 has three modes of operation that are

selected by setting bits 7 and 6 in the MODE register.

The modes of operation are Byte, Page and Burst.

If operating in Sequential mode, after the initial data

byte is shifted in, additional bytes can be clocked into

the device. The internal Address Pointer is automati-

cally incremented. When the Address Pointer reaches

the highest address (FFFFh), the address counter rolls

over to (0000h). This allows the operation to continue

indefinitely, however, previous data will be overwritten.

Byte Operation – is selected when bits 7 and 6 in the

MODE register are set to 00. In this mode, the read/

write operations are limited to only one byte. The

Command followed by the 16-bit address is clocked into

the device and the data to/from the device is transferred

on the next eight clocks (Figure 2-1, Figure 2-2).

Page Operation – is selected when bits 7 and 6 in the

MODE register are set to 10. The 23x512 has 2048

pages of 32 bytes. In this mode, the read and write oper-

ations are limited to within the addressed page (the

address is automatically incremented internally). If the

data being read or written reaches the page boundary,

then the internal address counter will increment to the

start of the page (Figure 2-3, Figure 2-4).

Sequential Operation – is selected when bits 7 and 6

in the MODE register are set to 01. Sequential opera-

tion allows the entire array to be written to and read

from. The internal address counter is automatically

incremented and page boundaries are ignored. When

the internal address counter reaches the end of the

array, the address counter will roll over to 0x0000

(Figure 2-5, Figure 2-6).

2.3

Read Sequence

The device is selected by pulling CS low. The 8-bit

READinstruction is transmitted to the 23A512/23LC512

followed by the 16-bit address. After the correct READ

instruction and address are sent, the data stored in the

memory at the selected address is shifted out on the

SO pin.

 2012 Microchip Technology Inc.

Preliminary

DS25155A-page 5

1 2 3 456 7 8...32

下载PDF

与23A512相关器件

型号	品牌	描述	获取价格	数据表
23A512_13	MICROCHIP	512Kbit SPI Serial SRAM with SDI and SQI Interface	获取价格
23A512-E/P	MICROCHIP	STANDARD SRAM	获取价格
23A512-E/SN	MICROCHIP	STANDARD SRAM	获取价格
23A512-E/ST	MICROCHIP	STANDARD SRAM	获取价格
23A512-I/P	MICROCHIP	STANDARD SRAM	获取价格
23A512-I/SN	MICROCHIP	STANDARD SRAM	获取价格

与23A512相关文章

TLP250光耦合器：资料手册参数分析
2024-05-09

2
DA14580 低功耗蓝牙系统级芯片(SoC)：资料手册参数分析
2024-05-09

2
INA226 高精度电流和功率监控器：资料手册参数分析
2024-05-09

4
SI2302 N沟道MOSFET：资料手册参数分析
2024-05-09

4

产品中心

服务支持

精选活动

关于我们

帮助中心

23A512

23A512 技术参数

23A512 数据手册

与23A512相关器件

与23A512相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

23A512

23A512 技术参数

23A512 数据手册

与23A512相关器件

与23A512相关文章

您还可以找

您在本页遇到什么问题？