5秒后页面跳转
1894K-32LFT PDF预览

1894K-32LFT

更新时间: 2024-02-04 07:08:01
品牌 Logo 应用领域
艾迪悌 - IDT 网络接口电信集成电路电信电路PC
页数 文件大小 规格书
50页 306K
描述
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

1894K-32LFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:VFQFPN
包装说明:HVQCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.49
Samacsys Confidence:4Samacsys Status:Released
2D Presentation:https://componentsearchengine.com/2D/0T/11129679.2.1.pngSchematic Symbol:https://componentsearchengine.com/symbol.php?partID=11129679
PCB Footprint:https://componentsearchengine.com/footprint.php?partID=111296793D View:https://componentsearchengine.com/viewer/3D.php?partID=11129679
Samacsys PartID:11129679Samacsys Image:https://componentsearchengine.com/Images/9/1894K-32LFT.jpg
Samacsys Thumbnail Image:https://componentsearchengine.com/Thumbnails/2/1894K-32LFT.jpgSamacsys Pin Count:33
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Quad Flat No-Lead
Samacsys Footprint Name:NLG32P1Samacsys Released Date:2020-01-28 13:44:07
Is Samacsys:N数据速率:100000 Mbps
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm湿度敏感等级:3
功能数量:1端子数量:32
收发器数量:1最高工作温度:70 °C
最低工作温度:封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC32,.2SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1 mm
子类别:Network Interfaces标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:INTERFACE CIRCUIT温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:5 mm
Base Number Matches:1

1894K-32LFT 数据手册

 浏览型号1894K-32LFT的Datasheet PDF文件第1页浏览型号1894K-32LFT的Datasheet PDF文件第2页浏览型号1894K-32LFT的Datasheet PDF文件第3页浏览型号1894K-32LFT的Datasheet PDF文件第5页浏览型号1894K-32LFT的Datasheet PDF文件第6页浏览型号1894K-32LFT的Datasheet PDF文件第7页 
ICS1894-32  
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE  
PHYCEIVER  
Pin  
Number  
Pin  
Name  
Pin  
Pin Description  
Type1  
31  
32  
P0/LED0  
IO  
IO  
PHY address Bit 0 as input (during power on reset/hardware reset) and LED # 0  
(function configurable, default is "activity/no activity") as output  
P1/ISO/LED1  
PHY address Bit 1 as input (during power on reset/hardware reset) and LED # 1  
(function configurable, default is "10/100 mode") as output; After latch, alternates as  
a real time receiver isolation input.  
PADDLE  
VSS  
Ground Connect to ground.  
Notes:  
1. AIO: Analog input/output PAD.  
IO: Digital input/output.  
IN/Ipu: Digital input with internal 20k pull-up.  
IN/Ipd: Digital input with internal 20k pull-down.  
IO/Ipu: Digital input/output with internal 20k pull-up.  
IO/Ipd: Digital input/output with internal 20k pull-down.  
2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents  
valid data to MAC on the MII interface. RXD[3..0] is invalid when RXDV is de-asserted.  
3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REFIN. For each clock period in which CRS_DV is  
asserted, two bits of recovered data are sent from the PHY to the MAC.  
4. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid  
data from the MAC on the MII interface. TXD[3..0] has no effect when TXEN is de-asserted.  
5. RMII Tx Mode: The TXD[1:0] bits are synchronous with REFIN. For each clock period in which TX_EN is  
asserted, two bits of data are received by the PHY from the MAC.  
IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE  
4
ICS1894-32  
REV K 060110  

与1894K-32LFT相关器件

型号 品牌 描述 获取价格 数据表
1894K-40LF IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格

1894K-40LFT IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格

1894KI-32LF IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格

1894KI-32LFT IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格

1894KI-40LF IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格

1894KI-40LFT IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

获取价格