ICS1893BF Data Sheet - Release
Table of Contents
Table of Contents
Section
Title
Page
7.11
Register 16: Extended Control Register ................................................................76
Command Override Write Enable (bit 16.15) .........................................................77
ICS Reserved (bits 16.14:11) .................................................................................77
PHY Address (bits 16.10:6) ...................................................................................77
Stream Cipher Scrambler Test Mode (bit 16.5) .....................................................77
ICS Reserved (bit 16.4) .........................................................................................77
NRZ/NRZI Encoding (bit 16.3) ...............................................................................77
Invalid Error Code Test (bit 16.2) ...........................................................................78
ICS Reserved (bit 16.1) .........................................................................................78
Stream Cipher Disable (bit 16.0) ............................................................................78
7.11.1
7.11.2
7.11.3
7.11.4
7.11.5
7.11.6
7.11.7
7.11.8
7.11.9
7.12
Register 17: Quick Poll Detailed Status Register ...................................................79
Data Rate (bit 17.15) ..............................................................................................80
Duplex (bit 17.14) ...................................................................................................80
Auto-Negotiation Progress Monitor (bits 17.13:11) ................................................80
100Base-TX Receive Signal Lost (bit 17.10) .........................................................81
100Base PLL Lock Error (bit 17.9) .........................................................................81
False Carrier (bit 17.8) ...........................................................................................82
Invalid Symbol (bit 17.7) ........................................................................................82
Halt Symbol (bit 17.6) ............................................................................................82
Premature End (bit 17.5) ........................................................................................83
Auto-Negotiation Complete (bit 17.4) .....................................................................83
100Base-TX Signal Detect (bit 17.3) .....................................................................83
Jabber Detect (bit 17.2) .........................................................................................83
Remote Fault (bit 17.1) ..........................................................................................83
Link Status (bit 17.0) ..............................................................................................83
7.12.1
7.12.2
7.12.3
7.12.4
7.12.5
7.12.6
7.12.7
7.12.8
7.12.9
7.12.10
7.12.11
7.12.12
7.12.13
7.12.14
7.13
Register 18: 10Base-T Operations Register ..........................................................84
Remote Jabber Detect (bit 18.15) ..........................................................................84
Polarity Reversed (bit 18.14) .................................................................................85
ICS Reserved (bits 18.13:6) ...................................................................................85
Jabber Inhibit (bit 18.5) ..........................................................................................85
ICS Reserved (bit 18.4) .........................................................................................85
Auto Polarity Inhibit (bit 18.3) .................................................................................85
SQE Test Inhibit (bit 18.2) ......................................................................................85
Link Loss Inhibit (bit 18.1) ......................................................................................86
Squelch Inhibit (bit 18.0) ........................................................................................86
7.13.1
7.13.2
7.13.3
7.13.4
7.13.5
7.13.6
7.13.7
7.13.8
7.13.9
ICS1893BF, Rev. F, 5/13/10
May, 2010
Copyright © 2009, IDT, Inc.
All rights reserved.
6
5秒后页面跳转
STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
PCF8591数据手册解读：参数、引脚说明
一文带你了解ss8050参数、引脚配置、应用指南
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
