Datasheet > 1516B-101-501E

1516B-101-501E

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
DATADELAY		/
页数	文件大小	规格书
3页	274K
描述
Delay Line

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

1516B-101-501E 数据手册

1516

PASSIVE DELAY LINE TEST SPECIFICATIONS

TEST CONDITIONS

INPUT:

OUTPUT:

Ambient Temperature:

Input Pulse:

25^oC ± 3^oC

R_load

C_load

10MΩ

High = 3.0V typical

Low = 0.0V typical

50Ω Max.

10pf

Threshold: 50% (Rising & Falling)

Source Impedance:

Rise/Fall Time:

3.0 ns Max. (measured

at 10% and 90% levels)

Pulse Width (T_D<= 75ns): PW_IN= 100ns

Period

Pulse Width (T_D> 75ns): PW_IN= 2 x T_D

Period (T_D> 75ns): PER_IN= 10 x T_D

(T_D<= 75ns): PER_IN= 1000ns

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.

PER_IN

PW_IN

T_RISE

T_FALL

INPUT

V_IH

90%

50%

90%

50%

10%

SIGNAL

V_IL

10%

T_RISE

T_FALL

T_RISE

T_FALL

OUTPUT

SIGNAL

V_OH

90%

50%

90%

50%

10%

V_OL

10%

Timing Diagram For Testing

R_IN

OUT

OSCILLOSCOPE

PULSE

GENERATOR

TRIG

DEVICE UNDER T3

TRIG

TEST (DUT)

50 Ω

R_OUT

R_IN= R_OUT= Z_LINE

Test Setup

Doc #97029

1/11/2008

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

1 23

下载PDF

与1516B-101-501E相关器件

型号	品牌	描述	获取价格	数据表
1516B-10-2.0A	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格
1516B-10-2.0B	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格
1516B-10-3.0A	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格
1516B-10-3.0B	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格
1516B-10-4.0A	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格
1516B-10-4.0B	DATADELAY	5-TAP DIP/SMD DELAY LINE TD/TR = 3	获取价格