Industrial Version
PLCC DC Electrical Characteristics (Note 8)
VEE = −4.2V to −5.7V, VCC = VCCA = GND, TC = −40°C to +85°C
T
C = −40°C
TC = 0°C to +85°C
Symbol
Parameter
Units
Conditions
Loading with
Min
Max
−870
Min
Max
−870
VOH
VOL
VOHC
VOLC
VIH
Output HIGH Voltage
Output LOW Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input LOW Current
Input HIGH Current
Power Supply Current
−1085
−1830
−1095
−1025
−1830
−1035
mV
mV
mV
mV
mV
mV
µA
V
IN =VIH (Max)
or VIL (Min)
IN = VIH(Min)
or VIL (Max)
−1575
−1620
50Ω to −2.0V
Loading with
50Ω to −2.0V
V
−1565
−870
−1610
−870
−1170
−1830
0.50
−1165
−1830
0.50
Guaranteed HIGH Signal for All Inputs
Guaranteed LOW Signal for All Inputs
VIL
−1480
−1475
IIL
V
V
IN = VIL (Min)
IN = VIH (Max)
IIH
240
240
µA
IEE
−165
−75
−165
−80
mA
Inputs Open
Note 8: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-
sen to guarantee operation under “worst case” conditions.
PLCC AC Electrical Characteristics
VEE = −4.2V to −5.7V, VCC = VCCA = GND
T
C = −40°C
T
C = +25°C
TC = +85°C
Symbol
Parameter
Units
MHz
ns
Conditions
Figures 2, 3
Min
Max
Min
Max
Min
Max
fSHIFT
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPHL
Shift Frequency
325
350
350
Propagation Delay
CP to Qn, Qn
Propagation Delay
CP to TC (Shift)
Propagation Delay
CP to TC (Count)
Propagation Delay
MR to Qn, Qn
Propagation Delay
MR to TC (Count)
Propagation Delay
MR to TC (Shift)
Propagation Delay
D0/CET to TC
Propagation Delay
Sn to TC
Figures 1, 3
(Note 9)
1.00
2.00
2.40
1.40
2.80
2.40
1.70
1.80
0.20
1.80
3.30
4.20
2.30
4.90
3.80
2.90
3.90
1.90
1.00
2.10
2.40
1.40
2.90
2.40
1.80
1.90
0.35
1.80
3.30
4.20
2.30
5.00
3.80
2.90
3.90
1.10
1.00
2.10
2.60
1.50
3.10
2.50
1.90
2.10
0.35
1.80
3.50
4.50
2.40
5.30
3.90
3.10
4.20
1.10
Figures 1, 7, 8
(Note 9)
ns
ns
ns
ns
ns
ns
ns
ns
Figures 1, 9
(Note 9)
Figures 1, 4
(Note 9)
Figures 1, 12
(Note 9)
Figures 1, 10, 11
(Note 9)
tPLH
tPHL
tPLH
tPHL
tTLH
tTHL
tS
Figures 1, 5
(Note 9)
Transition Time
20% to 80%, 80% to 20%
Setup Time
Figures 1, 3
D3
1.40
1.70
1.80
1.80
3.30
2.60
0.90
1.40
1.20
1.30
3.30
2.50
0.90
1.40
1.20
1.30
3.30
2.50
Pn
D0/CET
ns
Figure 6
CEP
Sn
MR (Release Time)
Hold Time
tH
D3
0.90
1.00
0.70
0.60
0.00
2.20
0.30
0.20
0.20
0.10
0.00
2.00
0.30
0.20
0.20
0.10
0.00
2.00
Pn
D0/CET
ns
ns
Figure 6
CEP
Sn
tPW(H)
Pulse Width HIGH CP, MR
Figures 3, 4
Note 9: The propagation delay specified is for single output switching. Delays may vary up to 250 ps with multiple outputs switching.
7
www.fairchildsemi.com