5秒后页面跳转
VSC7146RH PDF预览

VSC7146RH

更新时间: 2024-01-30 04:46:37
品牌 Logo 应用领域
VITESSE 电信集成电路电信电路
页数 文件大小 规格书
19页 254K
描述
2.5Gb/s, 20-Bit Transceiver

VSC7146RH 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:HQFP,针数:80
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.67Is Samacsys:N
JESD-30 代码:S-PQFP-G80长度:14 mm
功能数量:1端子数量:80
封装主体材料:PLASTIC/EPOXY封装代码:HQFP
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG
认证状态:Not Qualified座面最大高度:2.35 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:TELECOM CIRCUIT端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

VSC7146RH 数据手册

 浏览型号VSC7146RH的Datasheet PDF文件第2页浏览型号VSC7146RH的Datasheet PDF文件第3页浏览型号VSC7146RH的Datasheet PDF文件第4页浏览型号VSC7146RH的Datasheet PDF文件第5页浏览型号VSC7146RH的Datasheet PDF文件第6页浏览型号VSC7146RH的Datasheet PDF文件第7页 
VITESSE  
SEMICONDUCTOR CORPORATION  
Advance Product Information  
2.5Gb/s, 20-Bit Transceiver  
VSC7146  
Features  
• Speed Selectable Full-Duplex Transceiver:  
• Automatic Lock-to-Reference Function  
- 1.06/2.12Gb/s for FibreChannel  
- 1.25/2.5Gb/s for Gigabit Ethernet  
• Suitable for Both Coaxial and Optical Link Appli-  
cations  
• 20-Bit TTL Interface for Transmit and  
Receive Data at 125MHz  
• Low Power Operation: 2.5 W max  
• 80-Pin, 14mm Thermally-Enhanced EDQUAD  
Package  
• Monolithic Clock Synthesis and Clock  
Recovery - No External Components  
• 125MHz TTL Reference Clock  
• Single +3.3V Supply  
General Description  
The VSC7146 is a 2.5Gb/s Transceiver optimized for ease-of-use and efficiency in high-performance data  
transmission systems. The VSC7146 accepts two 10-bit 8b/10b encoded transmit characters, latches them on  
the rising edge of Transmit Byte Clock (TBC) and serializes the data onto the TX+/- differential outputs at a  
baud rate, which is 20 times the TBC frequency. The VSC7146 also samples serial receive data on the RX+/-  
differential inputs, recovers the clock and data, deserializes it onto two 10-bit receive characters, outputs a  
recovered clocks at one-twentieth of the incoming baud rate and detects Fibre Channel “comma” characters.  
The VSC7146 contains on-chip Phase-Lock Loop (PLL) circuitry for synthesis of the baud-rate transmit clock,  
and extraction of the clock from the received serial stream. These circuits are fully monolithic and require no  
external components.  
Block Diagram  
EWRAP  
20  
Q D  
Serial to  
Parallel  
RX+  
RX-  
Q D  
R0:19  
Retimed  
Data  
Clock  
Recovery  
2:1  
Recovered  
Clock  
125 MHz  
RXRATE  
RBC  
RBCN  
÷
20  
Comma  
Detect  
Frame  
Logic  
COM_DET  
EN_CDET  
2.5 Gb/s  
Serial Data  
2.5 Gb/s  
TX+  
TX-  
20  
Parallel  
to Serial  
D Q  
D Q  
T0:19  
TBC  
125 MHz  
2.5 GHz  
Synthesized  
Clock  
REF  
TXRATE  
BCMN  
PLL Clock  
Multiply (x20)  
G52162-0, Rev. 2.7  
8/28/00  
VITESSE SEMICONDUCTOR CORPORATION  
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896  
Page 1  

与VSC7146RH相关器件

型号 品牌 获取价格 描述 数据表
VSC7146RH-21 VITESSE

获取价格

Telecom IC,
VSC7147 VITESSE

获取价格

Hex PBC with Dual Repeater/Retimer
VSC7147-01 MICROSEMI

获取价格

Telecom IC,
VSC7147-01 VITESSE

获取价格

Telecom IC,
VSC7147RM-01 MICROSEMI

获取价格

Telecom IC,
VSC7147RM-05 VITESSE

获取价格

Telecom IC,
VSC7147RM-05 MICROSEMI

获取价格

Telecom IC,
VSC7147XRM-01 MICROSEMI

获取价格

Telecom IC,
VSC7147XRM-05 MICROSEMI

获取价格

Telecom IC,
VSC7148 VITESSE

获取价格

16-Port JBOD Loop Chip for 1.0625 Gb/s FC-AL Storage Applications