5秒后页面跳转
TDA9889TS PDF预览

TDA9889TS

更新时间: 2024-02-14 14:27:47
品牌 Logo 应用领域
恩智浦 - NXP 放大器
页数 文件大小 规格书
22页 133K
描述
DVB selective AGC amplifier

TDA9889TS 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:SSOP, SSOP16,.3Reach Compliance Code:unknown
风险等级:5.85JESD-30 代码:R-PDSO-G16
JESD-609代码:e0端子数量:16
最高工作温度:70 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP16,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH电源:5 V
认证状态:Not Qualified子类别:Other Consumer ICs
最大压摆率:64 mA表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL

TDA9889TS 数据手册

 浏览型号TDA9889TS的Datasheet PDF文件第3页浏览型号TDA9889TS的Datasheet PDF文件第4页浏览型号TDA9889TS的Datasheet PDF文件第5页浏览型号TDA9889TS的Datasheet PDF文件第7页浏览型号TDA9889TS的Datasheet PDF文件第8页浏览型号TDA9889TS的Datasheet PDF文件第9页 
Philips Semiconductors  
Product specification  
DVB selective AGC amplifier  
TDA9888TS; TDA9889TS  
Reference generation  
Tracking low-pass filter with reference control  
The 4 MHz crystal is the reference for the downconversion  
synthesizer and the filter synthesizer.  
The low-pass filter is controlled by a reference signal  
[generated by a frequency synthesizer and can be  
switched by the standard selection (S0 and S1)].  
The downconverted DVB frequency and the frequency  
adjustment of the integrated filters are dependent on the  
precision of the reference signal at pin REF. An operation  
as crystal oscillator is possible as well as connecting this  
input via a serial capacitor to another low-ohmic reference  
frequency source.  
The tracking low-pass filter is designed as a  
Tschebyscheff filter to guarantee sufficient suppression for  
the neighbouring picture carrier. An all-pass filter corrects  
the characteristic to obtain a flat (equivalent ripple) group  
delay behaviour.  
The integrated divider-by-8 generates the internally  
needed 500 kHz reference frequency for the DVB  
synthesizer and the reference filter.  
Low IF differential output stage  
The output amplifier consists of two identical differential  
operational amplifiers with a high common mode (DC)  
rejection ratio, to provide a constant DC voltage at the  
output stage. The amplified Low IF (LIF) signal is available  
as a differential signal with an amplitude of 2 V (p-p) and  
DC level of 2 V (typ.) between the output terminals of both  
amplifiers.  
Synthesizer for downconversion  
The PLL synthesizer for downconversion consists of a  
Voltage Controlled Oscillator (VCO), a divider with a  
standard dependent divider factor, a frequency phase  
detector (constructed as a digital 3-state comparator) and  
a charge pump.  
Logic control  
The VCO operates as an integrated low radiation  
relaxation oscillator at double the conversion frequency.  
For downconversion the VCO frequency is divided-by-2 to  
provide two differential square wave signals with exactly  
90 degrees phase difference, independent of the VCO  
frequency.  
The logic control provides an easy selection of the most  
common standards for Europe, USA and Japan with the  
two switches S0 and S1 (frequency selection different for  
TDA9888TS and TDA9889TS) and controls all internal  
standard dependent stages.  
The five available tuner AGC modes can be set via the  
3-state input pin S2 and RTOP connection (at pin TADJ).  
The frequency phase detector compares the down-divided  
oscillator signal with the 500 kHz reference frequency  
signal and controls, via the charge pump, the control  
voltage at the external loop filter connected to pin LFS,  
which is required to tune the VCO exactly to the wanted  
frequency.  
Internal voltage stabilizer  
The band gap circuit generates a voltage of approximately  
2.4 V, independent of the supply voltage and the  
temperature. A voltage regulator circuit, controlled by this  
voltage, produces a constant voltage of 3.55 V which is  
used as an internal reference voltage.  
The divider, the frequency phase detector and the  
reference frequency divider are constructed in a low  
radiation technique to optimize the synthesizer spurious  
suppression in the downconverted output signal.  
Downconversion and complex filtering  
The gain controlled IF signal from the IF amplifier is fed to  
two identical linear mixers, operating in the ‘in phase’ and  
‘quadrature’ mode in accordance to the 0 and 90 degree  
VCO signal from the synthesizer. With this, the  
downconverted DVB low IF signal is available as an  
I and Q signal in the frequency band from 1 to 9 MHz.  
These signals are fed to the complex filter section. As a  
result of adding both signals, the unwanted mirror signal  
will be attenuated (approximately 34 dB). The unwanted  
frequency components below 1 MHz are attenuated in a  
high-pass filter. This signal is then fed through a  
group-delay equalizer circuit.  
2004 Nov 02  
6

与TDA9889TS相关器件

型号 品牌 描述 获取价格 数据表
TDA9897 NXP Multistandard hybrid IF processing

获取价格

TDA9897_09 NXP Multistandard hybrid IF processing

获取价格

TDA9897HL NXP Multistandard hybrid IF processing

获取价格

TDA9897HL/V2/S1 NXP IC SPECIALTY CONSUMER CIRCUIT, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT313-2, MS-026

获取价格

TDA9897HL/V3 NXP Multistandard hybrid IF processing

获取价格

TDA9897HN NXP Multistandard hybrid IF processing

获取价格