STA2065
Cartesio™ family
infotainment application processor with embedded GPS
Data brief
Features
■
ARM1176 533/624 MHz host processor
– Cache: 32 KB instruction, 32 KB data
– Vector floating point unit
■ High performance embedded GPS subsystem
– Parallel acquisition engines for 8 GPS
satellites or 4 Galileo satellites
TFBGA372+100 (16x16x1.2mm)
– 32 tracking channels for all satellites in view
– 5 correlators per channel for urban canyon
robustness
– Multibit signal processing hardware
■ Audio interfaces and features
– Four multichannel serial ports (I2S/TDM)
– SPDIF input interface
■ Advanced power management
– Separated power islands for ultra low
power mode
– Dynamic core frequency scaling
– 512-Byte embedded SRAM for back-up
■ System infrastructure
– C3 hardware reed-solomon decoder
– Sample rate converter
■ Standard interfaces
– Four 16-bit input capture/output compare
– Pulse width light modulator (PWL)
– Four autobaud UART
– LP DDR/DDR2 controller: 16/32bit data
512 MB addressable. (333 MHz DDR2,
200 MHz LPDDR)
– Static memory controller (bootable):
NAND/NOR, SRAM
2
– Three I C multimaster/slave interfaces
– Two synchronous serial port (SSP, SPI)
– Smartcard interface
– Five 32-bit GPIO ports
– One bank of 32 KB embedded SRAM
– 64-channel vector interrupt controller (VIC)
– 2 DMA controllers, 16 physical channels
– 32 DMA request for each controller
– Two external DMA requests are supported
■ Display and graphics
■ Two controller area network (CAN) in
automotive version
■ Programmable voltage IOs: 1.8 V, 2.5 V, 3.3 V
■ V
: 1.8 10ꢀV, V
: V , 1.0 10ꢀV
IOON
DDON DD
– Color LCD controller for STN,TFT or HR-
TFT panels with 24-bit parallel RGB
interface
■ TFBGA 372+100 0.65 mm pitch package,
packing in tray
■ Ambient temperature range: -40 / +85 °C
– Integrated touch screen controller and ADC
– 3D advanced graphics acceleration
– Video input port (VIP) interface
Table 1.
Device summary
Qualification
Order code
CPU freq.
CAN
grade
– JPEG baseline profile decoder
STA2065N
STA2065P
STA2065A
Consumer
Consumer
Automotive
533 MHz
624 MHz
533 MHz
No
No
2x
■ High throuput interfaces
– 2 ports USB 2.0 OTG with integrated
physical layers
– 3 SD/MMC up to 8 bit data, 2 bootable
July 2009
Doc ID16050 Rev 1
1/20
For further information contact your local STMicroelectronics sales office.
www.st.com
20