SN8P2610 Series
8-Bit Micro-Controller
Table of Content
AMENDMENT HISTORY............................................................................................................................ 2
1
PRODUCT OVERVIEW......................................................................................................................... 7
1.1
1.2
1.3
1.4
1.5
FEATURES........................................................................................................................................ 7
SYSTEM BLOCK DIAGRAM .......................................................................................................... 8
PIN ASSIGNMENT ........................................................................................................................... 9
PIN DESCRIPTIONS....................................................................................................................... 11
PIN CIRCUIT DIAGRAMS............................................................................................................. 12
2
CENTRAL PROCESSOR UNIT (CPU) .............................................................................................. 13
2.1
MEMORY MAP............................................................................................................................... 13
2.1.1
PROGRAM MEMORY (ROM) ................................................................................................. 13
2.1.1.1 RESET VECTOR (0000H) .................................................................................................. 14
2.1.1.2 INTERRUPT VECTOR (0008H)......................................................................................... 15
2.1.1.3 LOOK-UP TABLE DESCRIPTION.................................................................................... 17
2.1.1.4 JUMP TABLE DESCRIPTION........................................................................................... 19
2.1.1.5 CHECKSUM CALCULATION........................................................................................... 21
2.1.2
CODE OPTION TABLE........................................................................................................... 22
DATA MEMORY (RAM)........................................................................................................... 23
SYSTEM REGISTER................................................................................................................. 24
2.1.3
2.1.4
2.1.4.1 SYSTEM REGISTER TABLE ............................................................................................ 24
2.1.4.2 SYSTEM REGISTER DESCRIPTION ............................................................................... 24
2.1.4.3 BIT DEFINITION of SYSTEM REGISTER....................................................................... 25
2.1.4.4 ACCUMULATOR ............................................................................................................... 26
2.1.4.5 PROGRAM FLAG............................................................................................................... 27
2.1.4.6 PROGRAM COUNTER....................................................................................................... 28
2.1.4.7 Y, Z REGISTERS................................................................................................................. 31
2.1.4.8 R REGISTERS ..................................................................................................................... 32
ADDRESSING MODE .................................................................................................................... 33
2.2
2.2.1
2.2.2
2.2.3
2.3
IMMEDIATE ADDRESSING MODE....................................................................................... 33
DIRECTLY ADDRESSING MODE .......................................................................................... 33
INDIRECTLY ADDRESSING MODE ...................................................................................... 33
STACK OPERATION...................................................................................................................... 34
OVERVIEW .............................................................................................................................. 34
STACK REGISTERS................................................................................................................. 35
STACK OPERATION EXAMPLE............................................................................................. 36
2.3.1
2.3.2
2.3.3
3
RESET..................................................................................................................................................... 37
SONiX TECHNOLOGY CO., LTD
Page 3
Version 1.3