5秒后页面跳转
SN74AHC8541N PDF预览

SN74AHC8541N

更新时间: 2023-09-03 20:34:09
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
9页 468K
描述
SN74AHC8541 | N | 20 | -40 to 85

SN74AHC8541N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:DIP,
Reach Compliance Code:compliantECCN代码:EAR99
Factory Lead Time:6 weeks风险等级:1.72
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDIP-T20
JESD-609代码:e4长度:24.33 mm
负载电容(CL):50 pF逻辑集成电路类型:INVERTER/BUFFER
最大I(ol):0.012 A功能数量:1
输入次数:8端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
最大电源电流(ICC):0.02 mAProp。Delay @ Nom-Sup:21 ns
传播延迟(tpd):34 ns施密特触发器:YES
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:6.35 mm
Base Number Matches:1

SN74AHC8541N 数据手册

 浏览型号SN74AHC8541N的Datasheet PDF文件第2页浏览型号SN74AHC8541N的Datasheet PDF文件第3页浏览型号SN74AHC8541N的Datasheet PDF文件第4页浏览型号SN74AHC8541N的Datasheet PDF文件第5页浏览型号SN74AHC8541N的Datasheet PDF文件第6页浏览型号SN74AHC8541N的Datasheet PDF文件第7页 
SN74AHC8541  
www.ti.com ..................................................................................................................................................................................................... SCLS716APRIL 2009  
8-BIT INVERTING/NON-INVERTING SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS  
1
FEATURES  
N OR PW PACKAGE  
Operating Range of 2 V to 5.5 V VCC  
(TOP VIEW)  
8-Bit Inverting/Non-Inverting Outputs  
V
1
2
20  
T/C  
D1  
CC  
20-Pin Thin Shrink Small-Outline Package  
[TSSOP (PW)] and 20-Pin Plastic Dual-In-Line  
Package [PDIP (N)]  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
Y8  
OE  
3
D2  
4
D3  
5
D4  
6
D5  
7
D6  
8
D7  
9
D8  
10  
GND  
DESCRIPTION  
The SN74AHC8541 8-bit inverting/non-inverting buffers are ideal for driving bus lines or buffer memory address  
registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit  
board layout.  
All outputs are in the high-impedance state (disabled) when the output-enable (OE) input is high. When OE is  
low, the respective gate passes the data from the D input to its Y output.  
The T/C input selects inverting or non-inverting data transfer. When the T/C input is high, it provides  
non-inverting buffers. When the T/C input is low, it provides inverting buffers when they are not in the  
high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
FUNCTION TABLE  
(EACH BUFFER)(1)  
INPUTS  
OUTPUT  
Y
OE  
L
T/C  
H
D
H
L
H
L
L
H
L
L
H
L
L
L
L
H
Z
H
X
X
(1) L: Low-level  
H: High-level  
X: Irrelevant  
Z: High-impedance (off)  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009, Texas Instruments Incorporated  

与SN74AHC8541N相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC86 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86D TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DB TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DBLE TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DBR TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DBRE4 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DBRG4 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DE4 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DG4 TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHC86DGV TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES