是否Rohs认证: | 不符合 | 生命周期: | Transferred |
包装说明: | DIP, DIP8,.3 | Reach Compliance Code: | unknown |
风险等级: | 5.8 | JESD-30 代码: | R-XDIP-T8 |
JESD-609代码: | e0 | 端子数量: | 8 |
最高工作温度: | 125 °C | 最低工作温度: | -55 °C |
封装主体材料: | CERAMIC | 封装代码: | DIP |
封装等效代码: | DIP8,.3 | 封装形状: | RECTANGULAR |
封装形式: | IN-LINE | 电源: | 5 V |
子类别: | PLL or Frequency Synthesis Circuits | 标称供电电压 (Vsup): | 5 V |
表面贴装: | NO | 技术: | BIPOLAR |
温度等级: | MILITARY | 端子面层: | Tin/Lead (Sn/Pb) |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | Base Number Matches: | 1 |
型号 | 品牌 | 描述 | 获取价格 | 数据表 |
SE567FESIIA | PHILIPS | IC,PHASE-LOCKED LOOP,BIPOLAR,DIP,8PIN,CERAMIC |
获取价格 |
|
SE567FESIIB | NXP | IC,PHASE-LOCKED LOOP,BIPOLAR,DIP,8PIN,CERAMIC |
获取价格 |
|
SE567N | NXP | Tone decoder/phase-locked loop |
获取价格 |
|
SE567T | NXP | PLL/Frequency Synthesis Circuit, BIPolar, MBCY8 |
获取价格 |
|
SE567T/883C | NXP | PLL/Frequency Synthesis Circuit, BIPolar, MBCY8 |
获取价格 |
|
SE567V | NXP | IC TELECOM, TONE DECODER CIRCUIT, PDIP8, Telecom Signaling Circuit |
获取价格 |