5秒后页面跳转
S9KEAZ128AVLK PDF预览

S9KEAZ128AVLK

更新时间: 2024-01-30 20:50:38
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
31页 943K
描述
KEA128 Sub-Family

S9KEAZ128AVLK 数据手册

 浏览型号S9KEAZ128AVLK的Datasheet PDF文件第2页浏览型号S9KEAZ128AVLK的Datasheet PDF文件第3页浏览型号S9KEAZ128AVLK的Datasheet PDF文件第4页浏览型号S9KEAZ128AVLK的Datasheet PDF文件第5页浏览型号S9KEAZ128AVLK的Datasheet PDF文件第6页浏览型号S9KEAZ128AVLK的Datasheet PDF文件第7页 
Document Number S9KEA128P80M48SF0  
Rev 4, 09/2014  
Freescale Semiconductor  
Data Sheet: Technical Data  
S9KEA128P80M48SF0  
KEA128 Sub-Family Data  
Sheet  
Supports the following:  
S9KEAZ64AMLK(R),  
S9KEAZ128AMLK(R),  
S9KEAZ64AVLK(R),  
S9KEAZ128AVLK(R),  
S9KEAZ64ACLK(R),  
S9KEAZ128ACLK(R),  
S9KEAZ64AMLH(R),  
S9KEAZ128AMLH(R),  
S9KEAZ64AVLH(R),  
S9KEAZ128AVLH(R),  
S9KEAZ64ACLH(R) and  
S9KEAZ128ACLH(R)  
Key features  
• System peripherals  
– Power management module (PMC) with three power  
modes: Run, Wait, Stop  
– Low-voltage detection (LVD) with reset or interrupt,  
selectable trip points  
– Watchdog with independent clock source (WDOG)  
– Programmable cyclic redundancy check module  
(CRC)  
– Serial wire debug interface (SWD)  
– Aliased SRAM bitband region (BIT-BAND)  
– Bit manipulation engine (BME)  
• Operating characteristics  
– Voltage range: 2.7 to 5.5 V  
– Flash write voltage range: 2.7 to 5.5 V  
– Temperature range (ambient): -40 to 125°C  
• Performance  
– Up to 48 MHz ARM® Cortex-M0+ core  
– Single cycle 32-bit x 32-bit multiplier  
– Single cycle I/O access port  
• Memories and memory interfaces  
– Up to 128 KB flash  
• Security and integrity modules  
– Up to 16 KB RAM  
– 80-bit unique identification (ID) number per chip  
• Clocks  
• Human-machine interface  
– Oscillator (OSC) - supports 32.768 kHz crystal or 4  
MHz to 24 MHz crystal or ceramic resonator; choice  
of low power or high gain oscillators  
– Up to 71 general-purpose input/output (GPIO)  
– Two 32-bit keyboard interrupt modules (KBI)  
– External interrupt (IRQ)  
– Internal clock source (ICS) - internal FLL with  
internal or external reference, 37.5 kHz pre-trimmed  
internal reference for 48 MHz system clock  
– Internal 1 kHz low-power oscillator (LPO)  
• Analog modules  
– One up to 16-channel 12-bit SAR ADC, operation in  
Stop mode, optional hardware trigger (ADC)  
– Two analog comparators containing a 6-bit DAC  
and programmable reference input (ACMP)  
Freescale reserves the right to change the detail specifications as may be  
required to permit improvements in the design of its products.  
© 2014 Freescale Semiconductor, Inc.  

S9KEAZ128AVLK 替代型号

型号 品牌 替代类型 描述 数据表
S9KEAZ128AMLK NXP

类似代替

KEA128 Sub-Family

与S9KEAZ128AVLK相关器件

型号 品牌 获取价格 描述 数据表
S9KEAZ128AVLKR NXP

获取价格

KEA128 Sub-Family
S9KEAZ64ACLH NXP

获取价格

KEA128 Sub-Family
S9KEAZ64ACLHR NXP

获取价格

KEA128 Sub-Family
S9KEAZ64ACLK NXP

获取价格

KEA128 Sub-Family
S9KEAZ64ACLKR NXP

获取价格

KEA128 Sub-Family
S9KEAZ64AMLH NXP

获取价格

KEA128 Sub-Family
S9KEAZ64AMLHR NXP

获取价格

KEA128 Sub-Family
S9KEAZ64AMLK NXP

获取价格

KEA128 Sub-Family
S9KEAZ64AMLKR NXP

获取价格

KEA128 Sub-Family
S9KEAZ64AVLH NXP

获取价格

KEA128 Sub-Family