5秒后页面跳转
NM9820 PDF预览

NM9820

更新时间: 2022-12-22 05:38:51
品牌 Logo 应用领域
其他 - ETC PC
页数 文件大小 规格书
18页 121K
描述
Single PCI UART

NM9820 数据手册

 浏览型号NM9820的Datasheet PDF文件第1页浏览型号NM9820的Datasheet PDF文件第2页浏览型号NM9820的Datasheet PDF文件第4页浏览型号NM9820的Datasheet PDF文件第5页浏览型号NM9820的Datasheet PDF文件第6页浏览型号NM9820的Datasheet PDF文件第7页 
Nm9820  
NetMos  
Technology  
Single PCI UART  
Pin Name  
128  
Type  
Description  
CLK  
122  
121  
I
I
33 MHz PCI system clock input.  
nRESET  
PCI System reset (avtice low). Resets all internal register, sequencers, and  
signals to a consistent state. During reset condition AD31-0, nSER are three-  
stated.  
AD31-29 126-128  
I/O  
Multiplexed PCI address / data bus. A bus transaction consists of an address  
phase followed by one or more data phase. During the address phase AD31-  
0 contain a physical address. Write data is stable and valid when nIRDY and  
nTRDY are asserted (active).  
AD28-24  
2-6  
I/O  
I/O  
I/O  
I/O  
I/O  
I
See AD31-29 description.  
See AD31-29 description.  
See AD31-29 description.  
See AD31-29 description.  
See AD31-29 description.  
AD23-16 11-18  
AD15-11 34-38  
AD10-8  
AD7-0  
40-42  
46-53  
23  
nFRAME  
Frame is driven by the current master to indicate the beginning and duration  
of an access. nFRAME is asserted to indicate a bus transaction is beginning.  
While nFRAME is active, data transfer continues.  
nIRDY  
24  
I
Initiator Ready. During a write, nIRDY asserted indicates that the initiator is  
driving valid data onto the data bus. During a read, nIRDY asserted indicates  
that the initiator is ready to accept data from the Nm9820.  
nTRDY  
nSTOP  
nLOCK  
IDSEL  
25  
27  
28  
9
O
O
I
Target Ready (three-state). It is asserted when Nm9820 is ready to complete  
the current data phase.  
Nm9820 asserts nSTOP to indicate that it wishes the initiator to stop the  
transaction in process on the current data phase.  
Lock indicates an atomic operation that my require multiple transactions to  
complete.  
I
Initialization Device Select. It is used as a chip select during configuration  
read and writes transactions.  
nDEVSEL 26  
O
Device Select (three-state). Nm9820 asserts nDEVSEL when the Nm9820  
has decoded its address.  
Page 1-35  
Rev. 1.0  

与NM9820相关器件

型号 品牌 描述 获取价格 数据表
NM9820CV ETC Single PCI UART

获取价格

NM9820EV ETC Single PCI UART

获取价格

NM9835 ETC PCI + Dual UART and 1284 Printer Port

获取价格

NM9835CV ETC PCI + Dual UART and 1284 Printer Port

获取价格

NM9835EV ETC PCI + Dual UART and 1284 Printer Port

获取价格

NMA CANDD Isolated 1W Dual Output DC-DC Converters

获取价格