5秒后页面跳转
MT5C1008DCJ-15/883C PDF预览

MT5C1008DCJ-15/883C

更新时间: 2023-05-15 00:00:00
品牌 Logo 应用领域
MICROSS 输入元件静态存储器输出元件内存集成电路
页数 文件大小 规格书
18页 221K
描述
Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32

MT5C1008DCJ-15/883C 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:End Of Life零件包装代码:SOJ
包装说明:SOJ, SOJ32,.44针数:32
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.32.00.41风险等级:5.58
最长访问时间:15 ns其他特性:TTL COMPATIBLE INPUTS/OUTPUTS, 2V DATA RETENTION, BATTERY BACKUP, LOW POWER STANDBY
I/O 类型:COMMONJESD-30 代码:R-CDSO-J32
JESD-609代码:e0长度:20.828 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:128KX8输出特性:3-STATE
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:SOJ
封装等效代码:SOJ32,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified筛选级别:MIL-STD-883 Class C
座面最大高度:3.6576 mm最大待机电流:0.01 A
最小待机电流:4.5 V子类别:SRAMs
最大压摆率:0.17 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.414 mm

MT5C1008DCJ-15/883C 数据手册

 浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第2页浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第3页浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第4页浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第5页浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第6页浏览型号MT5C1008DCJ-15/883C的Datasheet PDF文件第7页 
SRAM  
MT5C1008  
128K x 8 SRAM  
WITH DUAL CHIP ENABLE  
PIN ASSIGNMENT  
(Top View)  
AVAILABLE AS MILITARY  
SPECIFICATIONS  
•SMD 5962-89598  
•MIL-STD-883  
32-Pin DIP (C, CW)  
32-Pin CSOJ (SOJ)  
32-Pin LCC (EC)  
32-Pin SOJ (DCJ)  
VCC  
NC  
A16  
A14  
A12  
A7  
A6  
A5  
A4  
A3  
A2 10  
A1 11  
A0 12  
DQ1 13  
DQ2 14  
DQ3 15  
1
2
3
4
5
6
7
8
9
32  
VCC  
NC  
A16  
A14  
A12  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
DQ1  
DQ2  
DQ3  
VSS  
1
2
3
4
5
6
7
8
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
31 A15  
30 CE2  
29 WE\  
28 A13  
27 A8  
A15  
CE2  
WE\  
A13  
A8  
FEATURES  
• High Speed: 12, 15, 20, 25, 35, 45, 55, 70, 85,  
100 and 120 ns  
• Battery Backup: 2V data retention  
• Low power standby  
• High-performance, low-power CMOS process  
• Single +5V (+10%) Power Supply  
• Easy memory expansion with CE1\, CE2, and OE\  
options.  
A9  
26 A9  
A11  
OE\  
A10  
CE\  
DQ8  
DQ7  
DQ6  
DQ5  
DQ4  
25 A11  
24 OE\  
23 A10  
22 CE\  
21 DQ8  
20 DQ7  
19 DQ6  
18 DQ5  
17 DQ4  
9
10  
11  
12  
13  
14  
15  
16  
VSS  
16  
32-Pin LCC (ECA)  
32-Pin Flat Pack (F)  
• All inputs and outputs are TTL compatible  
• Micross Components uses die type Cy7C109B from  
Cypress -6-T SRAM cell design  
4
3 2 1 32 31 30  
NC  
A16  
A14  
A12  
A7  
A6  
A5  
A4  
A3  
A2 10  
A1 11  
A0 12  
DQ1 13  
DQ2 14  
DQ3 15  
VSS 16  
1
2
3
4
5
6
7
8
9
32 VCC  
31 A15  
30 CE2  
29 WE\  
28 A13  
27 A8  
5
6
7
8
9
10  
11  
12  
13  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
DQ1  
29  
28  
27  
26  
25  
24  
23  
22  
21  
WE  
\
A13  
A8  
A9  
26 A9  
25 A11  
24 OE\  
23 A10  
22 CE\  
21 DQ8  
20 DQ7  
19 DQ6  
18 DQ5  
17 DQ4  
A11  
OE  
\
A10  
CE1  
DQ8  
\
OPTIONS  
• Timing  
MARKING  
14 15 16 17 18 19 20  
12ns access  
15ns access  
20ns access  
25ns access  
35ns access  
45ns access  
55ns access  
70ns access  
85ns access  
100ns access  
120ns access  
-12 (contact factory)  
-15  
-20  
-25  
-35  
-45  
-55*  
-70*  
-85*  
-100*  
-120*  
GENERAL DESCRIPTION  
The MT5C1008 SRAM employs high-speed, low  
power CMOS designs using a four-transistor memory cell, and  
are fabricated using double-layer metal, double-layer polysili-  
con technology.  
For design exibility in high-speed memory appli-  
cations, this device offers dual chip enables (CE1\, CE2) and  
output enable (OE\). These control pins can place the outputs  
in High-Z for additional exibility in system design. All de-  
vices operate from a single +5V power supply and all inputs  
and outputs are fully TTL compatible.  
Writing to these devices is accomplished when write  
enable (WE\) and CE1\ inputs are both LOW and CE2 is HIGH.  
Reading is accomplished when WE\ and CE2 remain HIGH  
and CE1\ and OE\ go LOW. The devices offer a reduced  
power standby mode when disabled, allowing system designs  
to achieve low standby power requirements.  
• Package(s)•  
Ceramic DIP (400 mil)  
Ceramic DIP (600 mil)  
Ceramic LCC  
Ceramic LCC  
Ceramic Flatpack  
Ceramic SOJ  
C
No. 111  
No. 112  
No. 207  
No. 208  
No. 303  
No. 501  
No. 507  
CW  
EC  
ECA  
F
DCJ  
SOJ  
Ceramic SOJ  
The “L” version offers a 2V data retention mode,  
reducing current consumption to 1mA maximum.  
• 2V data retention/low power  
L
For more products and information  
please visit our web site at  
www.micross.com  
Micross Components reserves the right to change products or specications without notice.  
MT5C1008  
Rev. 6.9 06/11  
1

与MT5C1008DCJ-15/883C相关器件

型号 品牌 获取价格 描述 数据表
MT5C1008DCJ-15/IT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15/XT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15E/883C MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15E/IT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15E/XT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15L AUSTIN

获取价格

128K x 8 SRAM WITH DUAL CHIP ENABLE AVAILABLE AS MILITARY SPECIFICATIONS
MT5C1008DCJ-15LE/883C MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1008DCJ-15LE/IT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32
MT5C1008DCJ-15LE/XT MICROSS

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, CDSO32
MT5C1008DCJ-20 AUSTIN

获取价格

128K x 8 SRAM WITH DUAL CHIP ENABLE AVAILABLE AS MILITARY SPECIFICATIONS