5秒后页面跳转
MAX7312AWG+T PDF预览

MAX7312AWG+T

更新时间: 2024-02-29 12:03:04
品牌 Logo 应用领域
美信 - MAXIM 外围集成电路
页数 文件大小 规格书
16页 291K
描述
2-Wire-Interfaced 16-Bit I/O Port Expander with Interrupt and Hot-Insertion Protection

MAX7312AWG+T 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:,
Reach Compliance Code:compliantFactory Lead Time:6 weeks
风险等级:5.72峰值回流温度(摄氏度):NOT SPECIFIED
处于峰值回流温度下的最长时间:NOT SPECIFIEDuPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches:1

MAX7312AWG+T 数据手册

 浏览型号MAX7312AWG+T的Datasheet PDF文件第4页浏览型号MAX7312AWG+T的Datasheet PDF文件第5页浏览型号MAX7312AWG+T的Datasheet PDF文件第6页浏览型号MAX7312AWG+T的Datasheet PDF文件第8页浏览型号MAX7312AWG+T的Datasheet PDF文件第9页浏览型号MAX7312AWG+T的Datasheet PDF文件第10页 
2-Wire-Interfaced 16-Bit I/O Port Expander  
with Interrupt and Hot-Insertion Protection  
SDA  
S
P
SCL  
START  
STOP  
CONDITION  
CONDITION  
Figure 3. START and STOP Conditions  
SDA  
SCL  
DATA LINE STABLE; DATA VALID CHANGE OF DATA ALLOWED  
Figure 4. Bit Transfer  
START CONDITION  
SCL  
CLOCK PULSE FOR ACKNOWLEDGMENT  
1
2
8
9
SDA  
BY TRANSMITTER  
S
SDA  
BY RECEIVER  
Figure 5. Acknowledge  
Each transmission consists of a START condition sent by  
a master, followed by the MAX7312 7-bit slave address  
plus R/W bit, a register address byte, 1 or more data  
bytes, and finally a STOP condition (Figure 3).  
Bit Transfer  
One data bit is transferred during each clock pulse.  
The data on SDA must remain stable while SCL is high  
(Figure 4).  
START and STOP Conditions  
Both SCL and SDA remain high when the interface is  
not busy. A master signals the beginning of a transmis-  
sion with a START (S) condition by transitioning SDA  
from high to low while SCL is high. When the master  
has finished communicating with the slave, it issues a  
STOP (P) condition by transitioning SDA from low to  
high while SCL is high. The bus is then free for another  
transmission (Figure 3).  
Acknowledge  
The acknowledge bit is a clocked 9th bit, which the  
recipient uses as a handshake receipt of each byte of  
data (Figure 5). Thus, each byte transferred effectively  
requires 9 bits. The master generates the 9th clock  
pulse, and the recipient pulls down SDA during the  
acknowledge clock pulse, such that the SDA line is sta-  
ble low during the high period of the clock pulse. When  
the master is transmitting to the MAX7312, the  
_______________________________________________________________________________________  
7

与MAX7312AWG+T相关器件

型号 品牌 描述 获取价格 数据表
MAX7313 MAXIM 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

获取价格

MAX7313 ADI 16端口输入/输出扩展器,带有LED亮度控制和中断,提供热插入保护

获取价格

MAX7313_11 MAXIM 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

获取价格

MAX7313AEG MAXIM 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

获取价格

MAX7313AEG+ MAXIM Parallel I/O Port, 1-Bit, 16 I/O, BICMOS, PDSO24, 0.150 INCH, 0.025 INCH PITCH, MO-137AE,

获取价格

MAX7313AEG+T MAXIM Parallel I/O Port, 1-Bit, 16 I/O, BICMOS, PDSO24, 0.150 INCH, 0.025 INCH PITCH, MO-137AE,

获取价格